【正确答案】ENTITY state3 IS PORT(a,b,c,d: IN BIT; x,y,z: OUT BIT); END state3; ARCHITECTURE state3_rtl OF state3 IS BEGIN x<=a OR b; y<=a AND (NOT b)AND c; y<=NOT(a OR b OR c); END state3_rtl;