期刊文献+

IGBT模块焊料层空洞生长分析与评估方法 被引量:4

IGBT module solder layer void growth analysis and evaluation method
原文传递
导出
摘要 绝缘栅双极型晶体管(IGBT)模块在实际工况中会受到周期性的交变电、热、机械力等多种应力作用,极易导致焊料层空洞的快速融合、生长,造成焊料层分层脱落和失效。通过进行焊料层多物理场耦合建模仿真和老化试验,研究了芯片焊料层空洞大小、位置以及分布对模块结温和应力的影响;进而,提出了老化过程中焊料层空洞的生长模型,分析了模块热特性随空洞生长过程的变化规律;然后,通过研究反映空洞热阻的Cauer热网络模型及其参数提取方法,提出了利用模块热阻增加率评估焊料层空洞生长程度的方法。结果表明:在生长初期(空洞率≤5%),焊料层中心空洞对热阻、芯片结温的影响大于边缘空洞,对应力的影响则相反;在生长后期,芯片焊层空洞率大于30%、直接敷铜(DBC)衬底焊料层空洞率大于40%,不同生长模型的影响基本一致。最后通过功率循环老化、超声波检测以及结温测试,验证了结论。 Insulated gate bipolar transistor(IGBT) module is subjected to cyclic alternating electric, thermal, mechanical forces and other stresses in actual operating condition, which easily leads to the rapid fusion and growth of the solder layer voids, and causes the solder layer to fall off and fail. Through the multi-physics field coupling modeling simulation and aging test of the solder layer, the influences of size, location and distribution of the voids in the chip solder layer on the junction temperature and stress of the module are studied in this paper. Furthermore, the growth model of the solder layer void during the aging process is proposed, the variation law of the thermal characteristics of the module in the void growth process is analyzed. Then, through studying the Cauer thermal network model that reflects the thermal resistance of the void and its parameter extraction method, a method for evaluating the growth degree of voids in the solder layer using the thermal resistance increasing rate of the module is proposed. The results show that in the early growth stage(the void rate is less than 5%) the influence of the center void in the solder layer on the thermal resistance and chip junction temperature is greater than that of the edge void, and the influence on the stress is opposite. In the later growth stage, in which the chip solder layer void rate is greater than 30%, the direct bonding coper(DBC) substrate solder layer void rate is greater than 40%, the influences of different void growth models are almost the same. Finally, power cycle aging, ultrasonic test and junction temperature test verify the conclusion of this paper.
作者 唐圣学 马强 陈冬 姚芳 王希平 Tang Shengxue;Ma Qiang;Chen Dong;Yao Fang;Wang Xiping(State Key Laboratory of Reliability and Intelligence of Electrical Equipment,School of Electrical Engineering,Hebei University of Technology,Tianjin 300130,China;Key Laboratory of Electromagnetic Field and Electrical Apparatus Reliability of Hebei Province,School of Electrical Engineering,Hebei University of Technology,Tianjin 300130,China)
出处 《仪器仪表学报》 EI CAS CSCD 北大核心 2020年第8期244-254,共11页 Chinese Journal of Scientific Instrument
基金 河北省自然科学基金(E2019202481) 河北省自然科学重点基金(E2017202284)项目资助
关键词 IGBT模块 空洞生长 Cauer热网络模型 有限元分析 IGBT module void growth Cauer thermal network model finite element analysis(FEA)
  • 相关文献

参考文献11

二级参考文献72

  • 1陈新安,黄庆安,李伟华,刘肃.硅/硅直接键合的界面应力[J].微纳电子技术,2004,41(10):29-33. 被引量:6
  • 2张富文,刘静,杨福宝,胡强,贺会军,徐骏.Sn-Ag-Cu无铅焊料的发展现状与展望[J].稀有金属,2005,29(5):619-624. 被引量:26
  • 3秦贤满.热阻的概念和测试方法[J].半导体技术,1996,12(3):32-36. 被引量:10
  • 4KATSIS D C,van WYK I D.Void-induced thermal impedance in power semiconductor modules:some transient temperature effects[J].IEEE Transactions on Industry Application,2003,39(5):1239-1246.
  • 5MASANA F N.Thermal impedance measurements under nonequilibrium conditions[J].Microelectronics Reliability,2008,48(4):563-568.
  • 6MIL-STD-750D,Method 3161 thermal impedance measurement for vertical power MOSFET's[S].2001.
  • 7HE J,SHAW M C,MATHER J C,et al.Direct measurement and analysis of the time dependent evolution of stress in silicon devices and solder interconnections in power assemblies[C] //Proceedings of IEEE-IAS Annual Meeting.St.Louis,MO,USA,1998,2:1038-1045.
  • 8梁丽超,桂太龙,许晶,殷景华,王玥.掺杂Sb对Sn-Ag-Cu焊料性能的影响[J].应用科技,2007,34(8):62-64. 被引量:6
  • 9Oettinger F F, Blackbum D L. Semiconductor Measure- ment Technology: Thermal Resistance Measurements [M]. Washington D C, U S:Department of Commerce, 1990.
  • 10Fleischera A S,Chang L,Johnson B C. The effect of die attach voiding on the thermal resistance of chip level packages [J]. Mieroeleetronics Reliability, 2006, 46 (5) =794-804.

共引文献83

同被引文献35

引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部