期刊文献+

履带式工程车模拟器数据采集与传输的设计与实现 被引量:1

Design and realization of data acquisition and transmission for a caterpillar engineering vehicle simulator
下载PDF
导出
摘要 设计了以MSP430单片机为核心的履带式工程车模拟器的数据采集与传输装置,在阐述系统原理的基础上,设计了硬件结构,开发了系统软件,实现了对模拟器的挡位情况、油门大小等状态参数实时采集并与上位机进行实时通信的功能.同时,系统能根据操纵者操纵模拟器时动作的规范程度自动作出相关控制反应,具有可靠性高、成本低、灵活性好等特点. This paper introduces a data acquisition and transmission device in a caterpillar engineering vehicle simulator. This device is set up based on an MSP430 single chip machine (SCM). From a system viewpoint, the hardware architecture and software development are provided. The state parameters, such as speed transmission and pedal positioning, can be acquired in a real-time manner. Afterwards, a real-time data transmission can be realized towards a host computer. Simultaneously, control instructions will be automatically given to manipulators according to standard operations. As a result, this device possesses such advantages as higher reliability, lower cost and higher flexibility.
作者 张琦 周祖安
出处 《中国工程机械学报》 2006年第3期348-351,共4页 Chinese Journal of Construction Machinery
关键词 模拟器 数据采集 数据传输 MSP430单片机 simulator data acquisition data transmission MSP430 single chip machine
  • 相关文献

参考文献1

二级参考文献13

  • 1McCreary J L, Gray P R. All-MOS charge redistribution ADC techniques - part I [J]. IEEE J Sol Sta Circ,1975, 10(6) : 371-385.
  • 2Dingwall A G F, Rosenthal B D. Monolithic CMOS dual-slope 11-bit AiD converter [A]. Int Sol Sta Circ Conf [C]. San Francisco,USA. 1976. 146-147.
  • 3Lane C A. 10 bit 60 MSPS flash ADC [A]. Bipolar Circuits and Technology Meeting [C]. Minneapolis, USA.1989.44-47.
  • 4Razavi B, Wooley B A. A 12 bit 5MS/s two-step CMOS A/D converter [A]. Int Sol Sta Circ Conf [C]. San Francisco, USA. 1992.36-37.
  • 5Li Y-C, Sunchez-Sinencio E. A wide input bandwidth 7-bit 300-MS/s folding and current-mode interpolating ADC [J]. IEEE J Sol Sta Circ, 2003, 38(8) : 1405-1410.
  • 6Vorenkamp P, Roovers R. A 12-bit 60-MSPS cascaded folding and interpolating ADC [J]. IEEE J Sol Sta Circ,1997,32(12):1876-1886.
  • 7Sumanen L, Waltari M, Halonen K A I.A 10-bit 200MS/S CMOS parallel pipeline AiD converter [J].IEEE J Sol Sta Circ, 2001,36(7):1048-1055.
  • 8Hakkarainen V, Sumanen L, Aho M, et al. A self-calibration technique for tlme-interleaved pipeline ADC's[A]. Int Symp Cire and Syst [C]. Bangkok, Thailand.2003. 825-828.
  • 9Can J-H, Abraham J. A non-binary capacitor array calibration circuit with 22-bit accuracy in successive approximation analog-to-digital converters [A]. MWSCAS [C].Julsa, Oklahoma. 2002.567-570.
  • 10del Rio R. A high-performance sigma-delta ADC for ADSL applications in 0.35 p.m CMOS digital technology [A]. ICECS [C]. Sharjab, United Arab Emimtes. 2002.216-217.

共引文献8

同被引文献6

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部