期刊文献+

YH-PBDE的SoC系统建模与仿真技术研究 被引量:1

Research on the Methods of SoC System Modeling and Simulation in YH-PBDE Environment
下载PDF
导出
摘要 提出了基于约束任务流图模型的SoC系统建模与仿真方法,并在自行开发的软硬件协同设计环境YH-PBDE中实现了SoC系统建模与仿真工具。该工具能够在算法级准确的对SoC系统行为进行描述,对SoC系统进行功能验证和初步性能分析,并很好的支持系统模型模版的复用。数字化士兵音视频解码与播放器SoC的设计实例表明:这种SoC系统建模仿真方法保证了开发正确性,缩短了开发周期,取得了良好效果。 This paper puts forward a novel SoC system modeling and simulation method based on Constrained Taskflow Graph (CTG) as SoC system model, and implements a SoC system modeling and simulating tool in YH-PBDE environment which supports SoC SW/HW co-design. The tool can describe the SoC system behavior accurately and simulate the system at arithmetic level. It can support system re-use effectively. The example of Digital Soldier Audio/Video Decoder proves that this method ensures the accuracy of development and reduces the time of up-to-market.
出处 《系统仿真学报》 CAS CSCD 2004年第10期2131-2134,共4页 Journal of System Simulation
基金 国家自然科学基金项目(90207019) 国家 863 计划课题(2002AA1Z1480)
关键词 约束任务流图 SOC 系统建模 系统仿真 constrained taskflow graph soc system modeling system simulation
  • 相关文献

参考文献1

二级参考文献9

  • 1Jerraya A A, Romdiiani M, et al. Languages for System Level Specification and Design. Chapter in Hardware/Software Co-Design: Principles and Practice [M]. Wolf W, Staunstrup J, eds. London: Kluwer Academic Publishers, 1997. 235~262
  • 2Keutzer Kurt, et al. System level design: Orthogonalization of concerns and platform-based design [J]. IEEE Transcations on CAD of ICs and Systems, 2000, 19(12): 1523~1543
  • 3Cai Lukai, Daniel Gajski. Transaction level modeling in system level design [R]. Irvine, California: CECS Technical Report 03-10, 2003
  • 4Zhao Peng, Xiong Zhihui, Li Sikun. A research of system level modeling and simulating in YH-PBDE SoC design [A]. In: Proceedings of the 13th CAD&CG Conference, He fei, 2004. 201-205(in Chinese)(赵鹏, 熊志辉, 李思昆.YH-PBDE的SoC系统级建模与仿真技术研究 [A]. 见: 全国第13届CAD&CG会议, 合肥, 2004. 201-205)
  • 5VSI Alliance[OL]. http:∥www.vsi.org/
  • 6SystemC Master-Slave Communication Library [OL]. Version 2.0.1. http:∥www.systemc.org/
  • 7OCP International Partnership [OL]. http:∥www.ocpip.org
  • 8Xiong Zhihui, Li Sikun, et al. A New SoC System Modeling Method [A]. In: Proceedings of the 8th International Conference on CAD/Graphics, Macao, 2003. 157~161
  • 9Cao Yafei, Xiong Zhihui, Li Sikun, et al. The research and implementation of an embeded software performance analysis tool orienting to hw-sw partitioning in SoC [A]. In: Proceedings of the 13th National CAD&CG Conference. He fei, 2004. 195-200(in Chinese)(曹亚菲, 熊志辉, 李思昆,等.面向SoC软硬件划分的嵌入式软件性能分析工具研究与实现 [A]. 全国第13届CAD&CG会议, 合肥, 2004. 195-200)

同被引文献9

  • 1董迎飞,王鼎兴,郑纬民.精确计算n维Mesh网络和n维Torus网络的平均最短路径长度[J].计算机学报,1997,20(4):376-380. 被引量:7
  • 2J Duato,S Yalamanchili,L Ni.Interconnection Networks:An Engineering Approach[M].CA,USA:The IEEE Computer Society Press,1977.
  • 3Pierre Guerrier,Alain Greiner.A Generic Architecture for On-chip Packet-switched Interconnections[C]// Proceedings of the DATE'2000 Conference,Paris,France.CA,USA:IEEE Computer Society,2000.
  • 4Joan-Manuel Parcerisa,Julio Sahuquillo.On-Chip Interconnects and Instruction Steering Schemes for Clustered Microarchitectures[J].IEEE Transactions on Parallel and Distributed Systems (S1045-9219),2005,16(2):130-144.
  • 5IBM.CoreConnect Bus Architecture[EB/OL].(2005-04-15).http://www-03.ibm.com/chips/products/coreconnect/index.html.
  • 6ARM.AMBA[EB/OL].(2005-04-13).http://www.arm.com/products/ solutions/AMBAHomePage.html.
  • 7Daniel Wiklund,Dake Liu.Design of a System-on-Chip Switched Network and its Design Support[C]// IEEE 2002 International Conference on Communications,Circuits and Systems and West Sino Expositions.NJ,USA:IEEE,2002,2:1279-1283.
  • 8Shashi Kumar,Axel Jantsch,Soininen Juha-Pekka,et al.A network on Chip Architecture and Design Methodology[C]// IEEE Computer Society Annual Symposium on VLSI,April,2002.CA,USA:IEEE Computer Society,2002:117-124.
  • 9Cesar A Zeferino,Marcio E Kreutz,Luigi Carro,Altamiro A Susin.A Study on Communication Issues for Systems-on-Chip[C]// Proceedings of the 15th Symposium on Integrated Circuits and Systems Design,September,2002.CA,USA:IEEE Computer Society,2002:121-126.

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部