期刊文献+

组合电路功耗敏感性统计分析 被引量:4

Power Sensitivity Analysis of Combinational Circuits Using Statistical Method
下载PDF
导出
摘要 功耗已经成为集成电路设计的一个十分重要的问题 对于一个给定的电路 ,其功耗是与输入密切相关的 ,即对于不同的输入向量集 ,同一电路可能会有不同的功耗 功耗敏感性定义了由于原始输入的改变而引起的功耗变化特性 文中给出了基于信号置 1概率和跳变率传输特性的功耗敏感性分析方法 ,并详细阐述了它在无时延动态功耗估计和静态功耗估计中的应用 实验结果表明 ,它在保证了较好精度的条件下 ,大大降低了估计时间 ;另外 ,这一方法还可以应用于时延动态功耗估计、在特定向量集上的动态及静态功耗估计 。 Power dissipation has become one of the critical problems in the VLSI circuit design. For a given logic circuit, the power dissipation has strong relationship with the primary inputs. Circuits consume different power under different input vectors. Power sensitivity (PS) defines the characteristics of power dissipation due to changes in the states of primary inputs. In this paper, we study the problems and present a method to evaluate the PS based on the propagation of signal probability and activity. Then, we focus on its applications on the estimation of zero delay dynamic power and static power in detail. Experiments show that the method can greatly reduce the evaluation time with an acceptable accuracy. As a matter of fact, the statistical method can also be used in dynamic power estimation under delay models, input-specific power estimation, and the design of low power system.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2005年第1期122-128,共7页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金重点项目(90207002) 国家"八六三"高技术研究发展计划(2001AA111070)
关键词 功耗估计 功耗敏感性 信号置1概率 Shannon展开 power estimation power sensitivity signal probability Shannon expansion
  • 相关文献

参考文献17

  • 1Jiang Y M, Cheng K T. Exact and approximate estimation for maximum instantaneous current of CMOS circuits[A]. In: Proceedings of Design Automation Test in Europe (DATE), Paris, 1998. 698~702.?A
  • 2Hill A, Teng C-C, Kang S. Simulation-based maximum power estimation[A]. In: Proceedings of IEEE International Symposium on Circuit and Systems (ISCAS), Atlanta, Georgia, 1996. 13~16.
  • 3Ding C, Wu Q, Hsieh C, et al. Statistical estimation of the cumulative distribution function for power estimation in VLSI circuits[A]. In: Proceedings of the 34th Conference on Design Automation (DAC), Anaheim, California, 1997. 371~376.
  • 4Wang C-Y, Roy K. Maximum power estimation for CMOS circuits using deterministic and statistical approaches[J]. IEEE Transactions on VLSI Systems, 1998, 6(1): 134~140.
  • 5Wang C-Y, Chou T-L, Roy K. Maximum power estimation for CMOS circuits under arbitrary delay model[A]. In: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Atlanta, California, 1996. 83~86.
  • 6Wang C-Y, Roy K. COSMOS: A continuous optimization approach for maximum power estimation of CMOS circuits[A]. In: Proceedings of the 1997 International Conference on Computer-Aided Design (ICCAD'97), San Jose, 1997. 52.
  • 7Kim Taewhan, Chung Ki-Seok, Liu C L. A static estimation technique of power sensitivity in logic circuits[A]. In: Proceedings of ACM/IEEE Design Automation Conference (DAC), Las Vegas, 2001. 215~219.
  • 8Chen Z, Roy K, Chong E. Estimation of power sensitivity in CMOS sequential circuits with power macromodeling application[A]. In: Proceedings of IEEE International Conference on Computer Aided Design (ICCAD), San Jose, California, 1998. 468~472.
  • 9Chen Z, Roy K, Chou T L. Power sensitivity-A new method to estimate power considering uncertain specifications of primary inputs[A]. In: Proceedings of the IEEE International Conference on Computer Aided Design (ICCAD), San Jose, California, 1997. 40~44.
  • 10Xakellis M, Najm F. Statistical estimation of the switching activity in digital circuits[C]. In: Proceedings of the 31st ACM/IEEE Design Automation Conference, San Diego, California, 1994. 728~733.

同被引文献53

  • 1王永文,张民选.高性能微处理器微体系结构级功耗模型及分析[J].计算机学报,2004,27(10):1320-1327. 被引量:5
  • 2刘昆,郑文赟,黄道君,侯劲松.互连线延迟的瑞利度量[J].计算机辅助设计与图形学学报,2005,17(1):119-121. 被引量:3
  • 3董刚,杨银堂,柴常春,李跃进.多芯片组件互连的功耗分析[J].计算机辅助设计与图形学学报,2005,17(8):1809-1812. 被引量:4
  • 4黄琨,章隆兵,胡伟武,张戈.一种基于龙芯CPU的结构级功耗评估新方法[J].计算机研究与发展,2007,44(5):782-789. 被引量:4
  • 5Oswald Elisabeth. On side-channel attacks and the application of algorithmic countermeasures [D]. Graz, Austria: Graz University of Technology, 2003.
  • 6Kocher Paul, Ja E Joshua, Jun Benjamin. Differential power analysis[G] //LNCS 1666: Proe of the 19th Annual Int Cryptology Conf. Berlin: Springer, 1999:388-397.
  • 7Mangard Stefan. Calculation and simulation of the susceptibility of cryptographic devices to power-analysis attacks [D]. Graz, Austria.. Graz University of Technology, 2003.
  • 8Titlieh Stefan. Evaluation of side channel attack resistivity with rapid prototyping [D]. Graz, Austria: Graz University of Technology, 2003.
  • 9Li Huiyun, Theodore Markettos A, Moore Simon. Security evaluation against electromagnetic analysis at design time [C] //LNCS 3659: Proc of the 7th Int Workshop of Cryptographic Hardware and Embedded System. Berlin: Springer, 2005: 280-292.
  • 10Liu Zhenglin, Guo Xu, Chen Yicheng, et al. On the ability of AES S-boxes to secure against correlation power analysis [C] //LNCS 4464: Proc of the 3th Information Security Practice and Experience Conference. Berlin: Springer, 2007: 43-50.

引证文献4

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部