期刊文献+

基于神经网络的模拟IC测试分类研究

Classification of Defective Analog Integrated Circuits Using Artificial Neural Networks
下载PDF
导出
摘要 提出了运用神经网络对模拟IC进行芯片合格分类和故障检测的方法。通过BP 型神经网络,运用误差反向传播算法,对CMOS 运算放大器输入脉冲测试信号,以正常和故障芯片供电电流的时域响应和频域响应作为样本反复训练网络。检测IC 故障实验和仿真结果都表明:BP 型神经网络可以用来有效、方便地测试模拟IC。 A new approach for detecting defects and classification in analog integrated circuits using the feed-forward neural network with the resilient error back-propagation method is presented. The experiment and simulation were performed for a CMOS operational amplifier ICs by adding input impulse test signal. Networks were trained with supply current responses of good and faulty ICs in time domain and frequency domain. Experiments and simulation results show that the BP Neural Network is a very efficient and versatile approach for testing and detection of analog circuits.
作者 杨建宁 成立
出处 《半导体技术》 CAS CSCD 北大核心 2005年第3期41-44,40,共5页 Semiconductor Technology
关键词 模拟IC 人工神经网络 芯片检测 运算放大器 analogue IC artificial neural networks detection operational amplifier
  • 相关文献

参考文献4

  • 1高平,成立,王振宇,祝俊,史宜巧.数字VLSI电路测试技术-BIST方案[J].半导体技术,2003,28(9):29-32. 被引量:15
  • 2BELL I M. Supply current testing of mixed analogue and digital ICs[J]. IEEE Proc Trans on Instrumentation and Measurement, 1999,48, (5):932-938.
  • 3ACKEN J M. Testing for bridging faults in CMOS circuits[A].Proc of the 20^th Design Automation, Conf[C]. 1983, 717-718.
  • 4MAIDON Y., LERVIS B W. Using artificial neural networks or lagrange interpolation to characterize the faults in an analog circuit: An experimental study[J].IEEE Trans on Instrumentation and Measurement,1999; 18(5): 932-938.

二级参考文献6

  • 1吴德馨 钱鹤 叶甜春 等.现代徽电子技术[M].北京:化学工业出版社,2002..
  • 2LIN C J, ZORIAN Y,BHAWMIK S. PSBIST: A partial-scan based builtin self-test scheme[A]. Proc IEEE Int.l Test Conference[C], Oct. 1993.507-516.
  • 3ZORIAN Y.A Structured approach to macrocell testing using built-in self-test scheme[A]. Proc IEEE Custom Integrated Circuits Conference[C], Boston, 1990.28.3.1-28.3.4.
  • 4YERVANT Z, HAKIM B. An effective multi-chip BIST scheme[J]. Journal of Electronic Testing:Theory and Applications, 1997,(10): 87-95
  • 5熊险峰,张红南,杨献,陈为,司孝平.系统芯片的测试技术[J].半导体技术,2003,28(2):13-16. 被引量:3
  • 6杨广宇.SoC测试的发展趋势及挑战——安捷伦科技93000 SoC测试系统的解决方案[J].半导体技术,2003,28(3):48-50. 被引量:8

共引文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部