期刊文献+

ASIC Design of Floating-Point FFT Processor 被引量:2

ASIC Design of Floating-Point FFT Processor
下载PDF
导出
摘要 An application specific integrated circuit (ASIC) design of a 1024 points floating-point fast Fourier transform(FFT) processor is presented. It can satisfy the requirement of high accuracy FFT result in related fields. Several novel design techniques for floating-point adder and multiplier are introduced in detail to enhance the speed of the system. At the same time, the power consumption is decreased. The hardware area is effectively reduced as an improved butterfly processor is developed. There is a substantial increase in the performance of the design since a pipelined architecture is adopted, and very large scale integrated (VLSI) is easy to realize due to the regularity. A result of validation using field programmable gate array (FPGA) is shown at the end. When the system clock is set to 50 MHz, 204.8 μs is needed to complete the operation of FFT computation. An application specific integrated circuit (ASIC) design of a 1024 points floating-point fast Fourier transform(FFT) processor is presented. It can satisfy the requirement of high accuracy FFT result in related fields. Several novel design techniques for floating-point adder and multiplier are introduced in detail to enhance the speed of the system. At the same time, the power consumption is decreased. The hardware area is effectively reduced as an improved butterfly processor is developed. There is a substantial increase in the performance of the design since a pipelined architecture is adopted, and very large scale integrated (VLSI) is easy to realize due to the regularity. A result of validation using field programmable gate array (FPGA) is shown at the end. When the system clock is set to 50 MHz, 204.8 μs is needed to complete the operation of FFT computation.
作者 陈禾 赵忠武
出处 《Journal of Beijing Institute of Technology》 EI CAS 2004年第4期389-393,共5页 北京理工大学学报(英文版)
关键词 application specific integrated circuit(ASIC) fast Fourier transform(FFT) FLOATING-POINT PIPELINE very large scale integrated(VLSI) application specific integrated circuit(ASIC) fast Fourier transform(FFT) floating-point pipeline very large scale integrated(VLSI)
  • 相关文献

参考文献7

  • 1LiuZhaohui.ThedesignofapplicationspecificFFTpro cessorsandthestudyofCFARdetectorsbasedonsystolicarray[]..1999
  • 2ShiraziN,WaltersA,AthansP.QuantitativeanalysisoffloatingpointarithmeticonFPGAbasedcustomcomput ingmachines[].IEEESymposiumonFPGAsforCus tomComputingMachines.1995
  • 3HwangK.Computerarithmetic:Principles,architectureanddesign[M ][]..1980
  • 4NagamatsuM.A 15 ns32×32 bCMOSmultiplierwithanimproved parallelstructure[].IEEEJSolidStateCircuits.1990
  • 5Villeger D,Oklobdzija V G.Evaluation of Booth encoding techniques for parallel multiplier implementation[].Electronics Letters.1993
  • 6Hsiao S F,Jiang M R,Yeh J S.Design of high-speed low-power 3-2 counter and 4-2 compressor for fast multipliers[].Electronics Letters.1998
  • 7Liu Zhenyu,Han Yueqiu.Dual butterfly matched filter ASIC design[].The Chinese Journal.2001

同被引文献11

引证文献2

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部