期刊文献+

动态串扰优化的开关盒布线 被引量:4

Dynamic Crosstalk Optimizing for Switchbox Routing
下载PDF
导出
摘要 针对超深亚微米芯片设计中的开关盒布线问题提出了可变参数的串扰优化布线算法 .该算法充分利用了双层布线资源 ,将动态信号波形和耦合电容结合起来考虑 ,进一步减小了线网间的总串扰 ,并力求通孔数最少 .实验证明 ,本算法能够获得更加优化的布线方案 . For switchbox routing in VDSM technology,the routing algorithm with alterable parameters for optimizing crosstalk is presented.It utilizes two layers routing resource and considers dynamic waveforms of signals and coupling capacitance together in routing.So it reduces the total crosstalk between nets and does its best to reduce the sum of vias.Experiments prove the algorithm can achieve the more ideal routing scheme.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2005年第2期399-405,共7页 半导体学报(英文版)
基金 国家自然科学基金 (批准号 :69973 0 14 60 2 73 0 81) 黑龙江省自然科学基金 (批准号 :F0 2 0 9)资助项目~~
关键词 开关盒布线 串扰 耦合电容 波形距离 活动布线 确定布线 switchbox routing crosstalk coupling capacitance distance of waveforms active routing fixing routing
  • 相关文献

参考文献9

  • 1闵应骅,李忠诚,赵著行.Boole过程论[J].中国科学(E辑),1996,26(6):541-548. 被引量:13
  • 2Chen W Y,Sandeep K G,Melvin A B.Analytical models for crosstalk excitation and propagation in VLSI circuits.IEEE Trans Comput-Aided Des Integr Circuits Syst,2002,21(10):1117
  • 3Saxena P,Liu C L.A postprocessing algorithm for crosstalk-driven wire perturbation.IEEE Trans Comput-Aided Des Integr Circuits Syst,2000,19(6):691
  • 4张徐亮,赵梅,范明钰,李春辉,虞厥邦,黄劲.一种在VLSI电路物理设计中减小串扰的优化算法[J].计算机辅助设计与图形学学报,2001,13(4):289-293. 被引量:2
  • 5Gao T,Liu C L.Minimum crosstalk switchbox routing.Proc Int Conf CAD,San Jose,CA,1994:610
  • 6Liu Qinghua,Tang Pushan.Crosstalk estimation and optimization in deep sub-micron VLSI.Chinese Journal of Semiconductors,2002,23(5):535
  • 7Zhou Hai,Wong D F.An optimal algorithm for river routing with crosstalk constraints.Proc International Conference on Computer-Aided Design,1996:310
  • 8Kay R,Rutenbar R A.Wire packing:a strong formulation of crosstalk-aware chip-level track/layer assignment with an efficient integer programming solution.Proc International Symposium on Physical Design,San Diego,2000:61
  • 9Kim K W,Narayanan U,Kang S M.Domimo logic synthesis minimizing crosstalk.Proc the 37th ACM/IEEE DAC.Los Angeles,2000:280

二级参考文献7

  • 1闵应骅,Proc VLSI Design Conf 96,1996年
  • 2闵应骅,Proc IEEE Fourth Asian Test Symposium,1995年
  • 3闵应骅,Proc IEEE Third Asian Test Symposium,1994年
  • 4Prashant Saxena,Proceedings of the 36th Design Automation Conference,1999年,100页
  • 5Gao T,IEEE Trans Computer Aided Design,1996年,15卷,5期,465页
  • 6Wong D F,Integration,1986年,4卷,4期,267页
  • 7Leong H W,Proceedings of Design Automation Conference,1983年,584页

共引文献13

同被引文献48

  • 1冯刚,马光胜,杜振军.信号相关的串扰优化详细布线[J].计算机辅助设计与图形学学报,2005,17(5):1074-1078. 被引量:2
  • 2赵长虹,陈建,周电,周晓方,孙劼.基于权重的超大规模集成电路布图规划算法[J].计算机辅助设计与图形学学报,2006,18(7):994-998. 被引量:6
  • 3沈利.基于Single-Sequence的布图规划设计及其实现[J].南京邮电大学,2005.
  • 4Peymandoust A,Micheli D G.Symbolic Algebra and Timing Driven Data-flow synthesis.In:Proc.of ICCAD,2001.300-305
  • 5Peymandoust A,Micheli D G.Application of Complex Algebra in High level Data-flow Synthesis.IEEE Transactions on CAD of IC and Systems,2003,22(9):1154-1165
  • 6Hosangadi A,Fallah F,Kastner R.Energy Efficient Hardware Synthesis of Polynomial Expressions.In:Proc.of VLSI,2005.653-658
  • 7Hosangadi A,Fallah F,Kastner R.Factoring and Eliminating Common Subexpressions in Polynomial Expressions.In:Proc.of ICCAD,2004.169-174
  • 8Shen V R L.A PN-based approach to the high-level synthesis of digital systems.INTEGRATION,the VLSI journal,2006,39:182-204
  • 9Grun P,Eles p,Kuchcinsk K,Peng Zebo.Automatic Parallelization of a Petri Net-Based Design Representation for High-Level Synthesis.In:Proceedings of EUROMICRO-22.185-192
  • 10Lin Y-L.Recent Developments in High-Level Synthesis.TODAES 1997,2(1):2-21

引证文献4

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部