期刊文献+

SEU的二维数值模拟 被引量:1

Two Dimension Value Simulation of SEU
下载PDF
导出
摘要 本文阐述了单粒子效应原理和损伤机理,对MEDICI软件进行了简要介绍。运用MEDICI软件分别对体硅和SOI(Silicon-On-Insulator)衬底材料进行CMOS SRAM的SEU(Single -Event Upset)模拟实验,得出实验结果,并对实验结果进行分析,证明了SOI材料有良好的抗辐射加固特性,体现出SOI材料的优越性。 This paper elaborates the principle of SEU and the mechanism of damnify. The software of MEDICI is introduced. By MEDICI, simulation experiments about CMOS SRAM were conducted on body silicon and SOI (Silicon - On - Insulator) material. The experimental results were obtained and analyzed, they prove SOI material with good and -irradiation harden characteristic, embody the superioirity.
出处 《微处理机》 2005年第1期37-39,共3页 Microprocessors
关键词 SEU模 SOI 抗辐射 SEU Simulation SOI Irradiation
  • 相关文献

参考文献4

  • 1何君.微电子器件的抗辐射加固技术[J].半导体情报,2001,38(2):19-23. 被引量:9
  • 2F B McLean. Charge Funneling in N - and P - type Si Substrates [ J ]. IEEE Trans. Nuclear Science, 1982; NS -29(6) :2018-2023.
  • 3AR Knudson. Charge Collection in Multilayer Structures[J]. IEEE Trans. Nuclear Science, 1984; NS - 31 (6):1149 - 1154.
  • 4J A Zoutendyk. Experimental Evidence for a New SEU Mode in a CMOS SRAM Obtained from Model Verification[J]. IEEE Trans. Nuclear Science, 1987; NS - 34 ( 6 ):1292 - 1298.

二级参考文献6

  • 1王长河.GaAsMESFET和DHEMT的中子辐射效应研究[J].半导体情报,1995,32(4):31-37. 被引量:1
  • 2唐本奇.卫生抗辐射电子学研究动态[J].抗核加固,1999,16(1):16-16.
  • 3唐本奇.功率MOS器件单粒子烧毁效应的机理分析与计算机模拟[J].抗核加固,1999,16(1):97-97.
  • 4梁春广.跨世纪的中国军用微电子技术[M].,1997.311.
  • 5贺朝会.单粒子效应研究的现状和动态.抗核加固,2000,17(1):82-82.
  • 6郭树田.抗辐射加固技术[J].半导体技术,1993,9(6):36-40. 被引量:1

共引文献8

同被引文献9

  • 1Dodd P E, Massengill L W, Mavis D G, et al. Soft Error Rate Mitigation Techniques for Modem Micro- circuits[C]//Proc, of the 40th International Reliability Symposium. [S. 1.]: IEEE Press, 2002: 216-225.
  • 2Balasubramanian A, Bhuva B L, Black J D. RHBD Tech- niques for Mitigating Effects of Single-event Hits Using Guard-gates[J]. IEEE Trans. on Nuclear Science, 2006, 52(6): 2531-2535.
  • 3Calin T, Nicolaidis M, Velazco R. Upset Hardened Memory Design for Submicron CMOS Technology[J]. IEEE Trans. on Nuclear Science, 1996, 43(6): 2874-2878.
  • 4Naseer R, Draper J. DF-DICE: A Scalable Solution for Soft Error Tolerant Circuit Design[C]//Proc of ISCAS'06. [S. 1.]: IEEE Press, 2006.
  • 5Naseer R, Draper J. The DF-DICE Storage Element for Immunity to Soft Errors[C]//Proc. of Midwest Symposium on Circuit and Systems. Cincinnati, USA: [s. n.], 2005: 303-306.
  • 6Garg R, Nagpal C, Khatri S E A Fast, Analytical Estimator for the SEU-induced Pulse width in Combinational Designs[C]//Proc. of the 45th ACM/IEEE Design Automa- tion Conference. [S. 1.]: ACM Press, 2008.
  • 7刘琳,赵元富,岳素格.SEU加固存储单元多节点翻转的准三维数值模拟[J].微电子学与计算机,2010,27(5):99-102. 被引量:2
  • 8胡明浩,李磊,饶全林.基于RHBD技术CMOS锁存器加固电路的研究[J].微电子学与计算机,2010,27(7):206-209. 被引量:8
  • 9贺朝会,李国政,罗晋生,刘恩科.CMOS SRAM单粒子翻转效应的解析分析[J].Journal of Semiconductors,2000,21(2):174-178. 被引量:19

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部