期刊文献+

垂直双扩散结构MOS功率集成电路的设计 被引量:1

MOS Power Integrated Circuits with a Doubly Diffused Vertical Structure
下载PDF
导出
摘要 提出了一种新型功率集成电路结构的设计方法。通过恰当的版图设计和利用垂直双扩散技术,可以在同一芯片上实现具有效强功率驱动能力的功能电路。这种结构的加工过程同VDMOS完全兼容,关键技术是采用对接双重扩散形成NMOS结构,为实现芯片中NMOS结构与功率器件结构击穿性能的一致性,图形设计时,应将NMOS单元放置在VDMOS器件的中心附近以取代部分VDMOS元胞。通过电路与功率器件的内部连接而形成功率集成电路。 A novel structure for power integrated circuits is presented.The functional circuits withfairly good driving ability can be obtained on a chip by approporiate layout design and verticaldouble diffusion technique. The processing of this structure is fully compatible with that ofVDMOS.The key technique is the “ butt joint double diffusion ” for the formation of theNMOS structure.To keep the breakdown performance of the NMOS structure in line withthat of the VDMOS device structure,device structure the NMOS units,during layout de-sign,should be placed somewhere near the center of the VDMOS device to replace part ofthe VDMOS cells.The power functional circuit can be formed by connecting the NMOS cir-cuit with the VDMOS device.
出处 《华中理工大学学报》 CSCD 北大核心 1995年第9期15-19,共5页 Journal of Huazhong University of Science and Technology
关键词 VDMOS 功率集成电路 垂直双扩散 双极型 VDMOS butt joint diffusion power IC
  • 相关文献

同被引文献17

  • 1万积庆,陈迪平.场限环与场板复合结构浅平面结高压器件设计[J].微细加工技术,1996(2):49-53. 被引量:7
  • 2Jin He,Xing Zhang.A Semi-theoretical Relationship between the Breakdown Voltage of Field Plate Edge and Field Design in Plannar P-N Junction Terminated with Finite Field Plate[J].Microelectronics Journal,2001,32(9):763-767.
  • 3Brieger K P,Gerlach W,Pelka J.Blocking Capability of Planar Devices with Field Limiting Rings[J].Solid-State Electronics,1983,26(8):739-745.
  • 4ATHENA User's Manual[M].SILVACO International Inc,1998.
  • 5ATLAS User's Manual[M].SILVACO International Inc,1998.
  • 6Sankara Narayanan E M,Spulber O,Sweet M.Progress in MOS-controlled Bipolar Devices and Edge Termination Technologies[J].Microelectronics Journal,2004,35(3):235-248.
  • 7Hamza Yilmaz.Optimization and Surface Charge Sensitivity of High-voltage Blocking Structures with Shallow Junctions[J].IEEE Trans.Electron Devices,1991,38(7):1 666-1 675.
  • 8Kyoung Yang,Dae-Seok Byeon,Min-Koo,et al.Ootimum Design of the Field Plate in the Cylindrical P+N Junction:Analytical Approach[J].Solid-State Electronics,1998,42(9):1 651-1 655.
  • 9Boisson V,Helley M L,Chante J P.Analytical Expression for the Potential of Guard Rings of Diodes Operating in the Punchthrough Mode[J].IEEE Trans.Electron Devices,1985,32(4):838-840.
  • 10Brieger K P,Elmar Falck,Willi Gerlach.The Contour of an Optimal Field Plate-An Analytical Approach[J].IEEE Trans.Electron Devices,1988,35(5):684-688.

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部