期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

深亚微米pMOS器件的HCI和NBTI耦合效应与物理机制 被引量：2

Couple Effects and Physical Mechanism of HCI and NBTI in Deep Submicron pMOSFET’s
下载PDF
导出
摘要 研究了深亚微米pMOS器件的热载流子注入(hot-carrier injection,HCI)和负偏压温度不稳定效应(negative bias temperature instability,NBTI)的耦合效应和物理机制.器件在室温下的损伤特性由HCI效应来控制.高温条件下,器件受到HCI和NBTI效应的共同作用,二者的混合效应表现为NBTI不断增强的HCI效应.在HCI条件下器件的阈值电压漂移依赖沟道长度,而NBTI效应中器件的阈值电压漂移与沟道长度无关,给出了分解HCI和NBTI耦合效应的方法. The couple effects and physical mechanism of HCI（hot-carrier injection） and NBTI（negative bias temperature instability） in deep submicron pMOSFET＇s are investigated. At room temperature the HCI contribution to the device damage is confirmed. However,at high temperatures the degradation is controlled by the cooperation of HCI and NBTI mechanism. NBTI channel hot-carrier enhancement is really observed. The threshold voltage shift depends on channel length under HCI stress, whereas the threshold voltage shift is not dependent on channel length for NBTI. A method to decouple the HCI and NBTI is presented.
作者 刘红侠 郝跃
机构地区 西安电子科技大学微电子学院
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2005年第9期1813-1817,共5页 半导体学报（英文版）
基金 国家自然科学基金(批准号:60206006) 教育部重点科技研究(批准号:104172) 国防重大预研基金(批准号:41308060305) 博士后基金(批准号:Q6312573)资助项目~~
关键词 深亚微米pMOS器件 热载流子注入 负偏压温度不稳定性 界面态 氧化层固定正电荷 deep submicron pMOSFET＇ s HCI NBTI interface states positive fixed oxide charges
分类号 TN386 [电子电信—物理电子学]
  • 相关文献

参考文献10

  • 1Yamamoto T, Uwasawa K,Mogami T. Bias temperature instability in scaled p+ polysilicon gate p-MOSFET' s. IEEE Trans Electron Devices, 1999,46: 921.
  • 2Blat C E,Nicollian E H,Poindexter E H. Mechanism of negative-bias-temperature instability. J Appl Phys, 1991,69(3):1712.
  • 3Chaparala P, Shibley J, Lim P. Threshold voltage drift in PMOSFETs due to NBTI and HCI. IEEE International Integrated Reliability Workshop Final Report ,2000:95.
  • 4Fishbein B,Doyle B,Conran C. Thermal instability in p-channel transistors with reoxidized nitrided oxide gate dielectrics.IEEE Trans Electron Devices,1992,39(11) :2672.
  • 5Thompson S, Packan P, Bohr M. MOS scaling: transistors challenges for 21 st century. Intel Technology Journal, 1998,2(3):21.
  • 6Haggag A, McMahon W, Hess K, et al. High-performance chip reliability from short-time-tests-statistical models for optical interconnect and HCI/TDDB/NBTI deep-submicron transistor failures. IEEE International Reliability Physics Symposium 2001: 271.
  • 7Hook T B,Adler E,Guarin F,et al. The effects of fluorine on parametrics and reliability in a 0.18-μm 3.5/6.8nm dual gate oxide CMOS technology. IEEE Trans Electron Devices, 2001,48(7) :1346.
  • 8Morifuji E, Kumamori T, Muta M, et al. New considerations for highly reliable PMOSFETs in 100nm generation and beyond. VLSI Technology,2001:117.
  • 9Ichinose K, Saito T, Yanagida Y, et al. A high performance0.12μm CMOS with manufacturable 0.18μm technology.VLSI Technology,2001:103.
  • 10韩晓亮,郝跃,刘红侠.深亚微米p^+栅pMOSFET中NBTI效应及氮在其中的作用[J].Journal of Semiconductors,2005,26(1):84-87. 被引量：1

二级参考文献5

  • 1Kimizuka N,Yamamoto T.The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling.Technology Papers of Symposium on VLSI Technology Digest,1999:73.?A
  • 2Blat C E,Nicollian E H,Poindexter E H.Mechanism of negative bias temperature instability.J Appl Phys,1991,69(3):1712.
  • 3Schroder D K,Babcock J A.Negative bias temperature instability:road to cross in deep submicron silicon semiconductor manufacturing.J Appl Phys,2003,94(1):1.
  • 4Tan S S,Ang C H,Lek C M.Characterization of ultrathin plasma nitrided gate dielectrics in pMOSFET for 0.18μm technology and beyond.Proceeding of 9th IPFA,Singpore,2001:254.
  • 5Chen Y F,Lin M H.Negative bias temperature instability in deep sub-micron P+-gate pMOSFETs.IRW Final Report,2000:98.?A

同被引文献15

  • 1李康,郝跃,刘红侠,方建平,薛鸿民.深亚微米pMOS器件HCI退化建模与仿真方法[J].Journal of Semiconductors,2005,26(11):2169-2174. 被引量：1
  • 2Lee S K,Choi Y C, Lee S H,et al. Submicron BCDMOS process with extended LDMOS safe-operating-area by optimizing bodycurrent. Proceedings of International Society of Optical Engineering,2001,4600:26.
  • 3Knaipp M, Rohrer G, Minixhofer R, et al. Investigations on the high current behavior of lateral diffused high-voltage transistors. IEEE Trans Electron Devices, 2004,51 (10):1704.
  • 4Landgraf E, Hofmann F, Schulz T, et al. Substrate current and degradation of trench LDD transistors. Solid State Electron, 2002,46 : 965.
  • 5Heremans P, Bellens R, Groeseneken G, et al. Consistent model for the hot-carrier degradation in n-channel and p-channel MOSFET' s. IEEE Trans Electron Devices, 1988,35(12) : 2194.
  • 6Dai M Z, Zeng X,Liu S H. Analysis of substrate current and HCI phenomena in high voltage NMOSFET. Proceedings of International Conference on Solid-State Integrated Circuit Technology (IC-SICT) ,2006 : 1150.
  • 7Sze S M. Physics of semiconductor devices. 2nd ed. New York: Wiley, 1981 : 147.
  • 8Terrill K W, Hu C M,Ko P K. An analytical model for the channel electric field in MOSFET ' s with graded-drain structures. IEEE Electron Device Lett, 1984,5 (11) : 40.
  • 9Heremans P, Witters J, Groeseneken G, et al. Analysis of the charge pumping technique and its application for the evaluation of MOSFET degradation. IEEE Trans Electron Devices, 1989, 36 (7) : 1318.
  • 10Groeseneken G, Maes H E. Basics and applications of charge pumping in submicron MOSFETs. Microelectronics Reliability, 1997,38 : 1379.

引证文献2

二级引证文献3

Journal of Semiconductors
2005年 第9期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部