期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

覆盖状态内部分枝的测试向量生成 被引量：1

State Coverage Enhancement Considering Inside Branches and Test Pattern Generation
下载PDF
导出
摘要 提出一种能兼顾状态内部分枝的状态覆盖方法.在状态内部分枝树的终端结点处添加状态转换语句,将原先的单个转换分成多个转换分枝;从而实现对原先的状态转换进行扩展,使得用传统的状态测试方法就能够覆盖到状态内部的分枝.为了准确描述该过程,文中给出了分枝扩展的形式化方法.在此基础上,给出一个测试向量生成算法:遍历状态转换有向图;依状态间转换条件生成测试向量;依遍历顺序收集测试向量.通过对ITC99-benchmark中时序电路的试验表明,本文方法是有效的. This article presented an approach to cover the inside branches of states. To cover the inside branches of a state, the state transfer tokens were inserted in to the code. The original transfer between two states was extended to several ones. So, test based on the modified code could cover the inside branches of a state. A formal deception was presented in this paper to explain this approach. The author also proposed an algorithm to generate test pattern. The traversal of directed state graph can help to collect Patterns that can test the sequential Circuit, The experiment conducted on the benchmark of ITC99 revealed that the method was more effective.
作者 杨修涛 鲁巍 李华伟 李晓维
机构地区 中国科学院计算技术研究所 中国科学院研究生院
出处 《小型微型计算机系统》 CSCD 北大核心 2006年第4期745-748,共4页 Journal of Chinese Computer Systems
基金 国家自然科学基金项目(90207002 60242001)资助
关键词 状态覆盖 分枝覆盖 测试向量生成 state coverage branch coverage test patterns generation
分类号 TP391.76 [自动化与计算机技术—计算机应用技术]
  • 相关文献

参考文献12

  • 1Hisiao M S,Rudnick E M,Patel J H.Sequential circuit test generation using dynamic state traversal[C].In:Proceedings of European Design Test Conference,Paris,1997:22-28.
  • 2Vemuri R,Kalyanaraman R.Generation of design verification tests from behavioral VHDL programs using path enumeration and constraint programming[J].IEEE Trans.VLSI Systems,1995,3(2):201-214.
  • 3Huang C Y,Cheng K T.A New extended finite state machine(EFSM) model for RTL design verification[C].Proc.IEEE International High level Design Validation and Test Workshop,1998:47-53.
  • 4Li Hua-wei,Min Ying-hua,Li Zhong-cheng.An RT-level ATPG based on clustering of Circuit States[C].In:Proc.Of Tenth Asian Test Symposium (ATS'01),November 2001,Kyoto,Japan,213-218.
  • 5Elizabeth M Rudnick,Roberto Vietti,Akilah Ellis.Fast sequential circuit test generation using high-level and gate-level techniques[A].Design,Automation And Test in Europe Conference (DATE),1998,570-576.
  • 6尹志刚,闵应骅,李晓维,李华伟.A Novel RTL Behavioral Description Based ATPG Method[J].Journal of Computer Science & Technology,2003,18(3):308-317. 被引量：8
  • 7Gao Yan,Shen Li.A high-level testing generation method based on verilog RTL model[C].In:Proc of Workshop on RTL and High Level Testing(wrtlt03),November,2003,Xi′an,China,61-67.
  • 8Hisiao M S,Rudnick E M,Patel J H.Sequential circuit test generation using dynamic state traversal[A].In:Proceeding of European Design Test Conference,Paris,1997,22-28.
  • 9Corno F,Sonza Reorda M,Squillero G.RT-level ITC 99 benchmarks and first ATPG results[J].IEEE Design & Test of Computers,2000,17(3):44-53.
  • 10Xu Shi-yi.Forecasting the efficiency of test generation algorithms for digital circuits[C].In:Proceedings of IEEE/ATS′00,Dec.2000,Taiwan,179-185.

二级参考文献8

  • 1Min Y, Su S Y H. Testing functional faults in VLSI. In Proc. ACM/IEEE 19th Design Automation Conf., Las Vegas, NA, USA, June, 1982, pp.384-392.
  • 2Corno F, Reorda M Sonza, Squillero G. High-level observability for effective high-level ATPG. In Proc. 18th IEEE VLSI Test Symposium (VTSPO00), Montreal,Canada, May, 2000, pp.411-416.
  • 3Corno F, Reorda M Sonza, Squillero G. RTL ITC99 benchmarks and first ATPG result. IEEE Design & Test of Computers, July-August 2000, pp.44-53.
  • 4Corno F, Prinetto P, Rebaudengo M et al. GATTO: A genetic algorithm for automatic test pattern generation for large synchronous circuits. IEEE Trans. Computer-Aided Design, August, 1996, 15(8): 943-951.
  • 5Chiusano S, Corno F, Prinetto P. A test pattern generation algorithm exploiting behavioral information. In Proc. IEEE Asian Test Symposium (ATS'98), Singapore, December, 1998, pp.480-485.
  • 6Tupuri R S, Krishnamachaxy A, Abraham J A. Test generation for gigahertz processors using an automatic functional constraint extractor. In Proc. ACM/IEEE Design Automation Conference (DAC'99), 1999, New Orleans, Louisiana, pp.647--652.
  • 7Chen C H, Noh T H. VHDL behavioral ATPG and fault simulation of digital systems. IEEE Trans. Aerospace and Electronic System, April, 1998, 34(2): 428-447.
  • 8Indradeep Ghosh, Masahiro Fujita. Automatic test pattern generation for functional register-transfer level circuits using assignment decision diagrams. IEEE Trans.Computer-Aided Design of Integrated Circuits and Systems, Maxch, 2001, 20(3): 402-415.

共引文献7

同被引文献14

引证文献1

小型微型计算机系统
2006年 第4期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部