期刊文献+

基于子波分析的线边缘粗糙度表征参数研究

Study on parameters of line edge roughness based on wavelet theory
下载PDF
导出
摘要 分析了现有线边缘粗糙度(L ine Edge Roughness,LER)表征参数的不足,针对二维LER的表征参数信息量缺失,提出了基于子波中面的LER参数表征.子波理论给LER的综合评定提供了恰当的工具.利用子波在空间和频率域内都具有的定位特性,可以在任意细节上分析信号特征,且构造的子波基准线不存在拟合误差,可以分析LER来源,改进刻线边缘加工工艺.给出了基于子波分析的几个LER评定参数,并分析了这些参数如何应用于工艺和元件电气性能的表征. Multi-scale analysis based on wavelet theory has the ability to describe the topography of the sidewall in different dimension, and the measurement-standard-plane based wavelet theory to analyze LER does not have fitting error which is benefit for quantifying the error of processing and analyzing the origin of LER. At last, some 3D parameters based on this measurement-standard-plane to evaluate LER are given. The meanings of these parameters also are described.
出处 《哈尔滨工业大学学报》 EI CAS CSCD 北大核心 2006年第4期532-534,545,共4页 Journal of Harbin Institute of Technology
关键词 临界尺寸 纳米计量 刻线边缘粗糙度 多分辨分析 critical dimension nano-scale measurement line edge roughness multi-scale analysis
  • 相关文献

参考文献7

  • 1International Technology Roadmap for Semiconductors 2002 Update[ EB/OL].http://public.itrs.ne.
  • 2李洪波,赵学增,褚巍,肖增文.半导体工业中临界尺寸线边缘粗糙度的测量[J].哈尔滨工业大学学报,2005,37(5):674-678. 被引量:5
  • 3Terminology for microlithography metrology[ EB/OL].http://www.semiconductorfabtech.com/journals/edition.18.
  • 4RICE J,CAO H,CHANDHOK M,et al.Effects of processing parameters on line width roughness[ A ].Proceedings of SPIE-The International Society for Optical Engineering[ C ].Santa Clara:[ s.n.],2003 (5039):384-392.
  • 5WUNNICKE O,HENNING A,GRUNDKE K,et al.Surface properties and topography of 193 nm resist after exposure and development[ A ].Advances in Resist Technology and Processing XIX[ C ].Santa Clara:[ s.n.],2002(4690):332 -341.
  • 6XIONG S,BOKOR J,XIANG Q,et al.Study of Gate Line Edge Roughness Effects in 50nm Bulk MOSFET Devices[ A].Metrology,Inspection,and Process Control for Microlithography XV,Proceedings of SPIE[ ℃ ].Santa Clara:[ s.n.],2002(4689):733 -741.
  • 7PATSIS G P.Roughness analysis of lithographically produced nanostructures:off line measurement,scaling analysis and Monte Carlo simulations[ EB/OL].http://cgi.di.uoa.gr.

二级参考文献20

  • 1ASENOV A. Intrinsic parameter fluctuations in decananometer mosfets introduced by gate line edge roughness[ J ]. IEEE Transactions on Electron Devices, 2003,50(5) : 1254-1260.
  • 2JIN S, HAN G, MA Y, et al. Cerrina University of Wisconsin - Madison, Madison, WI 53706 K. Moloni Piezomax Technologies, Madison, WI 53719. Resist lineedge roughness and aerial image contrast. 2001.17.
  • 3廖明吉.0.1微米世代的微影解決方法[J/OL].纳米通讯[J].http:∥www.ndl.gov.tw,:.
  • 4KIKUCHI Y, TAGUCHI T, MATSUNAGA H. Analysis of resist LER for the patterns replicated by proximity Xray lithography[ A]. Microprocesses and Nanotechnology Conference[C]. [s.l.]:[s.n.], 2001. 268 -269
  • 5WINKLMEIER S M. Metrology method for the correlation of line edge roughness for different resists before and after etch[ J]. Microelectronic Engineering, 2001 ( 57 - 58 ):665 - 672.
  • 6OLDIGES P. Modeling line edge roughness effects in sub 100 nanometer gate length devices [ A ]. 2000 International Conference on Simulation of Semiconductor Processes and Devices[C]. [s. l.]:[s. n.], 2000. 131 -134.
  • 7SHIN J, CERRINA F. Line edge roughness characterization using nanotubed - AFM and SEM [ A ]. Microprocesses and Nanotechnology Conference 2002 [ C ]. [ s.l.]:[s.n.], 2002. 12-13.
  • 8YAMAGUCHI T, NAMATSU H. Binary solvent developer for cross-linked positive-tone resists [ A ]. Microprocesses and Nanotechnology Conference [ C ]. [ s. l. ]: [ s.n. ], 2001. 274 -275.
  • 9International Technology Roadmap for Semiconductors 2002 Update. 2002 Semiconductor Industry Association,ITRS[EB/OL]. http:∥public. itrs. net.
  • 10LINTON T. Determination of the line edge roughness specification for 34 nm devices [ A ]. Electron Devices Meeting 2002 International [ C ]. [ s. l. ]: [ s. n. ],2002. 303 - 306.

共引文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部