期刊文献+

三阶电荷泵锁相环的稳定性分析 被引量:5

Stability Analysis for Three-order Charge-Pump PLL
下载PDF
导出
摘要 通过分析三阶电荷泵锁相环的开环传输函数来确定系统的稳定性条件,得出了系统的稳定性主要与二阶滤波器两电容的比值、系统的衰减因子以及系统的零点分布有关,并计算出在不产生过冲的情况下这些值的范围。实际上本分析方法也可以用来分析二阶电荷泵锁相环的稳定性,这只需要假定二阶滤波器中的旁路电容为零即可。 The stability conditions are extracted by analyzing the open-loop transfer function of three-order charge PLL. It shows that the stability are mainly affected by the ratio of the two capacitors of the two-order loop filter, loop damping factor and loop zero. The ranges of these parameters are also calculated. In fact, this analysis is also fit to analyze the stability of two-order charge-pump PLL loop by simply setting the value of shunt capacitor of two-order filter to zero.
出处 《电子器件》 EI CAS 2006年第2期483-485,共3页 Chinese Journal of Electron Devices
关键词 三阶电荷泵锁相环 稳定性 衰减因子 传输函数 滤波器 three-order charge-pump PLL stability damping factor transfer function filter
  • 相关文献

参考文献8

  • 1Razavi B.RF Microelectronics[M].USA:Prentice Hall PTR,1998,270-277.
  • 2KeliuShu.A 2.4-GHz Monolithic Fractional-N Frequency Synthesizer with Robust Phase-Switching Prescaler and Loop Capacitance Multiplier[J].IEEE Journal of Solid-State Circuits,June 2003,38(6):866-874.
  • 3Sam Yinshang Sun.An Analog PLL-Based Clock and Data Recovery Circuit with High Input Jitter Tolerance[J].IEEE Journal of Solid-State Circuits,April 1989,SC-24,325-330.
  • 4Adrian Maxim.A 2-5GHz Low Jitter 0.13μm CMOS PLL Using a Dynamic Current Matching Charge-Pump and a Noise Attenuating Loop-Filter[C].In:IEEE 2004 Custom Integrated Circuits Conference:147-150.
  • 5Floydm.Gardner.Phaselock Techniques[M].USA:A Wiley-Interscience Publication,1979,second edition,9-24.
  • 6Floydm.Gardner.Charge-Pump Phase-Lock Loops[J].IEEE Transactions on Communications,November 1980,COM-28(11):1849-1858.
  • 7Hung Chih-Ming.A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-Locked Loop[J].IEEE Journal of Solid-State Circuits,April 2002,37(4):521-525.
  • 8Rategh H R,Samavati H and Lee T H.A 5-GHz 32-mW CMOS Frequency Synthesizer with anInjection Locked Frequency Divider[C].In:Proc.IEEE Symp VLSI Circuits,June 1999:113-116.

同被引文献32

  • 1满家汉,赵坤.差分LC VCO的设计方法[J].电子器件,2005,28(4):809-812. 被引量:5
  • 2雷少刚.基于CD4046构成的PLL及应用[J].西安航空技术高等专科学校学报,2006,24(3):14-16. 被引量:8
  • 3李险峰,张建刚,褚衍东,常迎香.一类非线性振荡电路中的Lyapunov指数分析[J].黑龙江科技学院学报,2007,17(2):141-145. 被引量:2
  • 4黄水龙,王志华.快速建立时间的自适应锁相环[J].电子与信息学报,2007,29(6):1492-1495. 被引量:7
  • 5KIM H, RYU S, CHUNG Y, et al. A low phase-noise VCO with harmonic tuned LC tank [ J ]. IEEE Transactions on Microwave Theory and Techniques,2006, 54 (7) : 2 917 -2 924.
  • 6KIM B, GRAY P R. PLL/DLL system noise analysis for low jitter clock synthesizer design [ J ]. IEEE Custom Integrated Circuits Conference,2005, 35 (6) : 31 - 34.
  • 7KIM H, RYU S, CHUNG Y, et al. A low phase-noise CMOS VCO with Harmonic tuned LC tank [ J ]. IEEE Transactions on Microwave Theory and Techniques, 2006, 54 ( 7 ) .. 2 917 - 2 924.
  • 8KIM B, GRAY P R. PLL/DLL system noise analysis for low jitter clock synthesizer design [ J]. IEEE custom integrated circuits conference, 2005, 35 (6) : 31 - 34.
  • 9Adrian Maxim.A 2~5 GHz Low Jitter 0.13p.m CMOS PLL Using a Dynamic Current Matching Charge-pump and a Noise Attenuating Loop-Filter[A].IEEE Custom Integrated Circuits Conference[C].2004.
  • 10Chih-Ming Hung.A Fully Integrated 1.5 V 5.5 GHz CMOS Phase-Locked Loop[J].IEEE Journal of SolidState Circuits,2002,37(4):521-525.

引证文献5

二级引证文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部