1T.H. Chao, Y.C. Hsu, J.M. Ho, K.D. Boese, and A. B. Kahng. Zero skew clock net routing. IEEE Transactions on Circuits and Systems, 39( 11 ): 799 - 814, November 1992
2J. L. Neves and E. G. Friedman. Design methodology for synthesizing clock distribution networks exploiting non- zero locallzed clock skew. Manuscipt, 1994
1[1]Breems L J, Zwan E J, Huijsing J H. A 1.8-mW COMS ∑Δ Modulator with Integrated Mixer for A/D Conversion of IF Signals[J]. Solie-State Circuits, 2000,(35):468-475.
2[2]Geerts Y, Marques A M, Steyeart M, et al. A 3.3-V, 15-bit, Delta-Sigma ADC with a Signal Bandwidth of 1.1 MHz for ADSL Applications [J]. Solid-State Circuits, 1999,(34):927-936.
3[3]Park Y, Karthikeyan S, Tsay F. Bartolome E. A 10b 100Msamples/s CMOS pipelined ADC with 1.8V Power supply[J]. IEEE Proc, ISSCC 2001,130-131.
4[4]Razavi B. Design of Analog CMOS Integrated Circuits[A]. New York: Mc Graw Hill,2001.
5陈曦.[D].合肥:中国科学技术大学,2001.
6Maxim Integrated Products. Inc. Design a low-jitter clock for high-speed data converters [DB/OL]. http://www. maxim-ic, corn/appnotes, cfm/appnote_number/800.
7Analog Device. Inc. AD6644-14-bit, 65 MSPSwideband ADC data sheet[DB/OL], http://www. analogdevices, biz. pl/prod/0, 2877,Ad6644,00. html.
8Da Dalt N,Harteneck M,et a1.On the jitter requirements of the sampling clock for aim—og-to-digiital converters[J].IEEE Transactions On Circuits and Systems I:Fundamental Theory and Applications,2002,49(9):1 354—1 360.
9John G Proakis.Digital Communications,4th ed [M].北京:电子工业出版社,2003,62—66.
10Hajhniri A,Limotyrakis S,Lee T H.Jitter and phase noise in dng oscillators[J].IEEE J Solid-state Circuits,1999,34(6):790-804.
