期刊文献+

一种非线性模拟电路的可测性判定方法 被引量:5

A Testability Criterion in Nonlinear Analog Circuit
下载PDF
导出
摘要 针对支路诊断法分析了电路的可测拓扑结构和可测拓扑条件,提出了可测性分析和可测性设计方法.在可测性设计过程中,通过适当地改变拓扑结构与可及节点的个数和位置,对电路中单故障和多故障的可测性予以判定.最后将该方法运用于非线性模拟电路的可测性问题分析.实验结果验证了该方法的有效性. Testable topological structure and testable topological condition for branching diagnostic method are analyzed, testability analysis and testability design are presented. During testable design, the testability of single fault and multi-faults in circuit can be judged by changing topological structure, numbers and location of accessible nodes. The method is applied to testability analysis in nonlinear analog circuit, an illustration validated this method.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2006年第10期1497-1501,共5页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(60372001 90407007) 教育部博士点基金(20030614006)
关键词 非线性模拟电路 故障诊断 可测性设计 拓扑结构 nonlinear analog circuit fault diagnosis testability design topological structure
  • 相关文献

参考文献10

  • 1陈志冲,周锦锋,倪光南.完全RTL的故障数目预测及故障覆盖率计算[J].计算机辅助设计与图形学学报,2004,16(8):1085-1089. 被引量:2
  • 2He Y,Sun Y.Neural-network based L1-norm optimization approach for fault diagnosis ofnonlinear circuits with tolerance[J].IEE Proceedings:Circuits,Devices andSystem,2001,148(4):223-228
  • 3Yuan Haiying,Chen Guangju.A method for fault diagnosis in nonlinear analog circuitbased on neural network[C] //Proceedings of the 7th International Conference on ElectronicMeasurement & Instruments,Beijing,2005:66-70
  • 4Biernacki Radoslaw M,Bandler John W.Multiple-fault location of analog circuits[J].IEEETransactions on Circuits and Systems,1981,28(5):361-367
  • 5孙义闯.模拟电路的K故障定值和可测性设计[J].电子测量与仪器仪表学报,1988,2(3):25-31.
  • 6Huang Z F,Lin C S,Liu R.Topological conditions on multiple-fault testability of analogcircuits[C] //Proceedings of IEEE International Symposium on Circuits andSystems,Rome,1982:1152-1155
  • 7Lin C S,Huang Z F,Liu R.Topological conditions for single-branch-fault[J].IEEETransactions on Systems,Man and Cybernetics,1983,30(6):488-493
  • 8孙义闯,何怡刚.模拟电路可测拓扑条件和可测性分析及可测性设计[J].湖南大学学报(自然科学版),2002,29(1):85-92. 被引量:6
  • 9韩银和,李晓维.测试数据压缩和测试功耗协同优化技术[J].计算机辅助设计与图形学学报,2005,17(6):1307-1311. 被引量:15
  • 10Chua Leon O,Ushida Akio.Algorithms for computing almost periodic steady-state responseof nonlinear systems to multiple input frequencies[J].IEEE Transactions on Circuits andSystems,1981,28(10):953-971

二级参考文献23

  • 1孙义闯.模拟电路的k故障定值和可测性设计[J].电子测量与仪器学报,1988,2(3):25-31.
  • 2孙义闯 林在旭.非线性电路的故障诊断[J].大连海运学院学报,1986,12(1):74-83.
  • 3孙义闯.一类约束亚定线性代数方程组的求解理论和标法.中国机电工程学会第二届电路CAA和CAD学术会议文集[M].,1988.229-233.
  • 4Ghosh S. Behavioral-level fault simulation [J].IEEE Design & Test of Computers, 1988, 5(3): 31~42
  • 5Ward P C, Armstrong J R. Behavioral fault simulation in VHDL [A].In: Proceedings of the 27th Design Automation Conference, Orlando, 1990. 587~593
  • 6Sanchez P, Hidalgo I. System fault simulation [A].In: Proceedings of International Test Conference, Washington D C, 1996. 732~740
  • 7Thaker P A, Zaghloul M E, Amin M B. Study of correlation of testability aspects of RTL description and resulting structural implementation [A].In: Proceedings of the 12th International Conference of VLSI Design, Goa, India, 1999. 256~259
  • 8Hayne R J, Johnson B W. Behavioral fault modeling in a VHDL synthesis environment [A].In: Proceedings of the IEEE VLSI Test Symposium, Dana Point, California, 1999. 333~340
  • 9Corno F, Cumani G, Sonza Reorda M, et al. An RT-level fault model with high gate level correlation [R].Claremont Resort, California: IEEE International High Level Design Validation Workshop, 2000
  • 10Mao W, Gulati R. Improving gate level fault coverage by RTL fault grading [A].In: Proceedings of International Test Conference, Washington D C, 1996. 150~159

共引文献20

同被引文献43

引证文献5

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部