期刊文献+

基于FPGA的嵌入式CPU的VHDL建模和设计 被引量:7

VHDL designing and modeling method in FPGA-based embedded CPU
下载PDF
导出
摘要 目前,基于FPGA的嵌入式CPU核的设计已成为SOC设计的重要部分.提出一种嵌入式CPU核的VHDL行为建模方法,与传统的基于电路结构建模的CPU核的设计方法不同,新的VHDL建摸方法是基于指令对数据流流通控制行为的描述.使用这种方法可以快速建创建兼容已有指令集的CPU核的VHDL模型,易于修改,提高设计效率.同时介绍了兼容8051单片机指令的CPU的VHDL设计例子,并给出使用ISE7.1工具在Xilinx的Sparten 3器件上进行综合实现CPU核设计的结果和使用Modesim6.0工具进行指令操作仿真的结果.仿真的结果显示该建模方法是可行的,设计的CPU核可以运行在125 MHz时钟工作频率,指令执行速度超过40 MIPS. The design of embedded CPU is becoming an important part of SOC now. This paper presents a new design concept for embedded CPU design. Instead of conventional design method based on circuit construct, this design method of based on data flow concurrency that can rapidly and efficiently construct the VHDL model of CPU core, which is compatible with other microprocessor at instruct sets. This paper introduces the VHDL design of CPU core, which is compatible with 8051 microprocessor at instruct sets. The implementation of CPU core design is carried on the Sparten 3 with Xilinx with ISE7.1 tool. In addition, the simulation with modelsim 6.0 shows that the CPU core can run at 125 MHz clock frequency and has high performance over 40 MIPS.
作者 周荣
出处 《浙江工业大学学报》 CAS 2006年第5期550-553,588,共5页 Journal of Zhejiang University of Technology
关键词 FPGA 嵌入式CPU VHDL 指令 仿真 FPGA embedded CPU VHDL instruct simulation
  • 相关文献

参考文献4

  • 1FINC M,ZEMVA A.Profiling soft-core processor application for hardware/software partitioning[J].Journal of System Architecture,2005,51:315-329.
  • 2ROMAN L,FANK V.A Study of the speedups and competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitoning[EB/OL].[2005-06-03].http://www.cess.uci.edu/conference-procedings/data-2005/vahidfpga.pdf.
  • 3SOTIRIOS G,ZIAVRAS.Processor design based on dataflow concurrency[J].Microprocessors and Microsystem,2003,27:199-220.
  • 4唐明哲,邵志标,赵宁,许琪.32位浮点嵌入式MCU设计研究[J].微电子学与计算机,2004,21(7):30-33. 被引量:4

二级参考文献5

  • 1Stephen B.Furber. VLSI RISC Architecture and Organization, marcel Dekker Inc. 1989:5~22.
  • 2Pigue C,M asgonty J M. Low-power design of 8-bit embedded CoolRisc micro-controller cores [J]. IEEE J SolidState Circuits, 1997; 32 (7): 1067.
  • 3ATMEL Embedded RISC Microcontroller Core [Z].Atmel Corp.
  • 4Dolle M, Schlett M. A cost-effective RISC/DSP microprocessor for embedded systems [J]. IEEE Micro, 1995; 10: 32.
  • 5Kurup P, Abbasi T. Logic synthesis using synopsis[M] Kuwer Academic Publishers, 1997.

共引文献3

同被引文献28

引证文献7

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部