期刊文献+

基于Cyclone系列FPGA的1024点FFT算法的实现 被引量:11

Implementation of 1024-point FFT Algorithm Based on Cyclone FPGA
下载PDF
导出
摘要 介绍了一种用低成本Cyclone系列FPGA(现场可编程门阵列)实现基于按D IF(频率抽取)rad ix 2结构1 024点FFT(快速傅里叶变换)算法的方法。本设计采用Verilog语言编程实现,利用EDA(电子设计自动化)工具对设计进行了仿真、综合,并在开发板上实现板级验证,最后分析了整个设计的性能,说明在低成本Cyclone系列上可以实现高速FFT算法。 This paper describes an implementation of 1024-point FFT algorithm using Decimation in Frequency (DIF) radix 2 structure based on the low-cost FPGA of Altera( Cyclone serials). The system designed by Verilog HDL is simulated, synthesized by EDA tools and verified with the development board. At last, the performance of the whole system is analyzed. Experimental results show that the high speed of FFT can be realized by low-cost FPGA.
出处 《电子工程师》 2007年第2期12-14,共3页 Electronic Engineer
关键词 FFT 频率抽取 蝶形运算 FPGA FFT DIF butterfly operation FPGA
  • 相关文献

参考文献4

  • 1IFEACHOR E C,JERVIS B W.数字信号处理实践方法[M].2版.罗鹏飞,等译.北京:电子工业出版社,2004.
  • 2DINIZ P S R.数字信号处理系统分析与设计[M].门爱东,等译.北京:电子工业出版社,2004.
  • 3CHU Chao,ZHANG Qin,XIE Yingke,et al.Design of a high performance FFT processor based on FPGA[C]//Proceedings of Design Automation Conference,Asia and South Pacific:Vol 2,Jan 18-21,Shanghai,China.2005:920-923.
  • 4SUNG C H,LEE K B,JEN C W.Design and implementation of a scalable fast Fourier transform core[C]//Proceedings of 2002 IEEE ASIA-Pacific Conference on ASIC,Aug 6-8,2002,Taipei,China.Piscataway,NJ,USA:IEEE,2002:295-298.

同被引文献64

引证文献11

二级引证文献35

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部