期刊文献+

DESIGN OF TWO-PHASE SINUSOIDAL POWER CLOCK AND CLOCKED TRANSMISSION GATE ADIABATIC LOGIC CIRCUIT 被引量:5

DESIGN OF TWO-PHASE SINUSOIDAL POWER CLOCK AND CLOCKED TRANSMISSION GATE ADIABATIC LOGIC CIRCUIT
下载PDF
导出
摘要 First the research is conducted on the design of the two-phase sinusoidal power clock generator in this paper. Then the design of the new adiabatic logic circuit adopting the two-phase sinusoidal power clocks--Clocked Transmission Gate Adiabatic Logic (CTGAL) circuit is presented. This circuit makes use of the clocked transmission gates to sample the input signals, then the output loads are charged and discharged in a fully adiabatic manner by using bootstrapped N-Channel Metal Oxide Semiconductor (NMOS) and Complementary Metal Oxide Semiconductor (CMOS) latch structure. Finally, with the parameters of Taiwan Semiconductor Manufacturing Company (TSMC) 0.25um CMOS device, the transient energy consumption of CTGAL, Bootstrap Charge-Recovery Logic (BCRL) and Pass-transistor Adiabatic Logic (PAL) including their clock generators is simulated. The simulation result indicates that CTGAL circuit has the characteristic of remarkably low energy consumption. First the research is conducted on the design of the two-phase sinusoidal power clock gen- erator in this paper. Then the design of the new adiabatic logic circuit adopting the two-phase sinusoidal power clocks—Clocked Transmission Gate Adiabatic Logic (CTGAL) circuit is presented. This circuit makes use of the clocked transmission gates to sample the input signals, then the output loads are charged and discharged in a fully adiabatic manner by using bootstrapped N-Channel Metal Oxide Semiconductor (NMOS) and Complementary Metal Oxide Semiconductor (CMOS) latch structure. Finally, with the parameters of Taiwan Semiconductor Manufacturing Company (TSMC) 0.25μm CMOS device, the transient energy consumption of CTGAL, Bootstrap Charge-Recovery Logic (BCRL) and Pass-transistor Adiabatic Logic (PAL) including their clock generators is simulated. The simula-tion result indicates that CTGAL circuit has the characteristic of remarkably low energy consumption.
出处 《Journal of Electronics(China)》 2007年第2期225-231,共7页 电子科学学刊(英文版)
基金 Supported by the National Natural Science Foundation of China (No. 60273093) the Natural Science Foundation of Zhejinag Province(No. Y104135) the Student Sci-entific Research Foundation of Ningbo university (No.C38).
关键词 Circuit design Two-phase sinusoidal power clock Clock generator Clocked Transmission Gate Adiabatic Logic (CTGAL) circuit 两相正弦功率时钟 时钟发生器 电路设计 钟控传输门绝热逻辑电路
  • 相关文献

参考文献4

二级参考文献16

  • 1[1]Athas W,Svensson L,Koller J.Low power digital systems based on adiabatic switching principles[J].IEEE Trans VLSI Systems,1994;2(4):398-407.
  • 2[2]Lim J,Kim D,Chae S.nMOS reversible energy recovery logic for ultra-low-energy applications[J].IEEE J Sol Sta Cire,2000;35(6):865-875.
  • 3[3]Maksimovic D,Oklobdzija V G.Integrated power clock generators for low energy logic [A].Proc the 26th Annual IEEE Power Electronics Specialists Conf[C].1995.61-67.
  • 4[4]Ye Y,Roy K.QSERL:Quasi-static energy recovery logic[J].IEEE J Sol Sta Circ,2001;36(2):239-248.
  • 5[5]Kim S,Papaefthymioun M C.True single-phase adiabatic circuitry[J].IEEE Trans VLSI Systems,2001;9(1):52-63.
  • 6[6]Voss B,Glesner M.A low power sinusoidal clock[A].Proc IEEE Symp Circ Syst[C].2001.108-111.
  • 7吴训威,中国第11届集成电路和硅材料学术会议论文集,1999年,688页
  • 8J.G.Koller,W.C.Athas."Adiabatic Switching,Low Energy Computing,and Physics of Storing and ErasingInformation"[].ProcPhysComp‘.1992
  • 9R.T.Hinman,M.F.Schlecht."Recovered Energy Logic-A Highly Efficient Alternative to Today‘ s LogicCircuit"[].ProcIEEE Power ElectronSpecialists Conf.1993
  • 10W.C.Athas etal."Low-Power Digital Systems Based on Adiabatic-Switching Principle"[].IEEE TransVLSISyst.1994

共引文献33

同被引文献19

引证文献5

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部