期刊文献+

嵌入式处理器在片调试功能的验证 被引量:2

Verification of on-Chip-Debugging Function in Embedded Processors
下载PDF
导出
摘要 以龙芯1号处理器为研究对象,探讨了基于JTAG的处理器在片调试功能的验证方法.根据在片调试的结构特征建立了功能覆盖率模型,并以访存模式为基准分步建立虚拟验证原型.整个验证将定向功能测试和指令集随机测试有机地结合起来,迅速定位了设计中多个难以发现的错误.最终验证的功能覆盖率达到100%,FPGA原型经长时间运行无误. With Godson-1 processor as the research prototype, a verification method of processor's on-chip-debugging function based on JTAG is presented in this paper. The functional coverage model was set up based on on-chip-debugging structure features and the virtual verification prototype was built steadily according to the different memory access modes. The whole verification integrated directed functional test and ISS random test into one flow, and located several ordinarily hard-to-discover bugs effectively. Finally, the functional coverage reached 100 %, and the FPGA prototype worked correctly for required long time.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2007年第4期502-507,共6页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金杰出青年基金(60325205) 国家"八六三"高技术研究发展计(2002AA110010) 国家"九七三"重点基础研究发展规划项目(2005CB321600) 中国科学院计算技术研究所知识创新课题(20056230)
关键词 在片调试 覆盖率模型 虚拟验证原型 定向功能测试 随机测试 龙芯1号处理器 on-chip-debugging verification coverage model virtual verification prototype directed functional test random test godson-1 processor
  • 相关文献

参考文献15

  • 1Webb Warren.Squash your embedded debugging time[OL].[2006-07-27].http://www.e-insite.net/ednmag/contents/images/46210.pdf
  • 2MIPS Technologies Inc.EJTAG specification (Revision 2.61)[OL].[2006-07-27].http://www.mips.com/content/Documentation/ MIPSDocumentation/ProcessorArchitecture/doclibrary
  • 3IEEE P1149.1-2001 IEEE standard test access port and boundary-scan architecture[S]
  • 4Mittag Larry.Software debug options on ASIC cores[OL].[2006-07-27].http://embedded.com/97/feat9701.htm
  • 5Revill Geoff.Designing complex embedded systems without an emulator[OL].[2006-07-27].http://www.dedicated-systems.com/magazine/99q1/1999q1_p049.pdf
  • 6IEEE-ISTO 5001TM-1999 The Nexus 5001 ForumTM standard for a global,embedded processor debug interface[S]
  • 7黄海林,范东睿,许彤,朱鹏飞,郑保建,曹非,陈亮.嵌入式处理器在片调试功能的设计与实现[J].计算机辅助设计与图形学学报,2006,18(7):1005-1010. 被引量:9
  • 8Rashinkar Prakash,Paterson Perter,Singh Leena.System-on-a-chip verification methodology and techniques[M].New York:Kluwer Academic,2002
  • 9Dill D L.What's between simulation and formal verification[C] //Proceedings of the 35th ACM/IEEE Design Automation Conference,San Francisco,1998:328-329
  • 10Gluska Alon.Coverage-oriented verification of banias[C] //Proceedings of the 40th ACM/IEEE Design Automation Conference,Anaheim,2003:280-285

二级参考文献15

  • 1EJTAG specification,Revision 2.61[M].Mt View:MIPS Technologies,Inc,2001
  • 2MIPS R4000 microprocessor user's manual[M].2nd ed.California:MIPS Technologies,Inc,1994
  • 3Rashinkar Prakash,Paterson Perter,Singh Leena.系统芯片(SoC)验证方法与技术[M].孙海平,丁健,译.北京:电子工业出版社,2005:225-227.
  • 4Mittag Larry.Software debug options on ASIC cores[OL].[2005-06-08].http://embedded.com/97/feat9701.htm
  • 5Revill Geoff.Designing complex embedded systems without an emulator[OL].[2005-06-08].http://www.realtime-info.com
  • 6IEEE Std P1149.1-2001 IEEE standard test access port and boundary-scan architecture[S].2001
  • 7Uhilg R A,Mudge T N.Trace-driven memory simulation:a survey[J].ACM Computer Survey,1997,29(2):128-170.
  • 8John L.Hennessy,David A.Patterson.Computer architecture:a quantitative approach(second edition)[M].China Machine Press,2002:309-321.
  • 9Przybylski S,Horowitz M,Hennessy J.Performance tradeoffs in cache design[C].Computer Architecture,1988.Conference Proceedings.15th Annual International Symposium on 30 May-2 June 1988,(s):290-298.
  • 10Chu P P,Gottipati R.Write buffer design for on-chip cache[C].Computer Design:VLSI in Computers and Processors,1994.ICCD '94.Proceedings.,IEEE International Conference on 10-12 Oct.1994,(s):311-316.

共引文献10

同被引文献15

  • 1沈沙,沈泊,章倩苓.一种带有流水线追踪器的JTAG ICE调试电路设计[J].微电子学与计算机,2004,21(7):139-142. 被引量:6
  • 2任彧,孙康,周旭.CK·CORE嵌入式CPU调试器设计[J].微电子学与计算机,2004,21(12):38-41. 被引量:3
  • 3金辉,华斯亮,张铁军,侯朝焕.基于JTAG标准的处理器片上调试的分析和实现[J].微电子学与计算机,2007,24(6):116-119. 被引量:12
  • 4Standard for system verilog - unified hardware design, specification, and verification language[S]. IEEE Std, 1800 - 2005.
  • 5ARM Limited. ARM7TDMI technical reference manual [EB/OL]. [2009 - 02 - 19]. http://infocenter.arm. com/help/topic/com, arm. doc. ddi0210c/DD10210B. pdf.
  • 6KEATING M, BRICAUD P. Reuse methodology manual for system-on-a-chip design [ M ]. 3rd ed. New York: Kluwer Academic Publisher, 2002:247-249,219- 220.
  • 7NURMI J,TENHUNEN H, ISOAHO J, et al. Interconnect-centric design for advanced SOC and NOC [ M ]. Boston : Kluwer Academic Publishers, 2004:212-216.
  • 8ARM Ltd. AMBA AXI protocol(v1. 0) specification [ R]. 2003.
  • 9OCP-IP Group. Open core protocol specification ( r2. 1 ) [ EB/OL]. ( 2007-06-03 ). http ://www. ocpip. org/home/.
  • 10ARM ltd. AMBA^TM specification :rev 2.0 [ R]. 1999.

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部