期刊文献+

ULSI中金属互连系统上的热点分析

Analysis of Hot Spots in ULSI Interconnect and Via Systems
下载PDF
导出
摘要 针对金属互连系统上的热点将对集成电路芯片的性能和可靠性产生重大的影响,详细讨论了ULSI金属互连系统上的热点位置和温度分布模型,并通过该模型比较了不同通孔直径和高度情况下,金属互连系统上的热点位置和温度的差别。结果表明,通孔直径和高度对金属互连系统上的热点有重大的影响。 Hot spot is one of the most important factors to the performance and reliability of ULSIo An analytical thermal model for estimating the positions and temperatures of hot spot in interconnect and via systems is presented, and comparing the positions and temperatures of hot spots in different via diameters and via heights in the paper. It has been shown that via diameter and via height have important effects on the hot spot of interconnect and via systems.
出处 《微电子学与计算机》 CSCD 北大核心 2007年第4期144-147,共4页 Microelectronics & Computer
基金 国家自然科学基金项目(60076013)
关键词 热点 通孔直径 通孔高度 hot spot, via diameter via height
  • 相关文献

参考文献8

  • 1李志国,卢振钧.ULSI中铜互连线通孔电热性能的数值模拟[J].电子学报,2003,31(7):1104-1106. 被引量:2
  • 2刘颖,翁健杰,戎蒙恬.用改进激活集合法优化VLSI互连线[J].微电子学与计算机,2004,21(12):203-206. 被引量:3
  • 3Sungjun Im,Kaustav Banerjee,Kenneth E Goodson.Modeling and analysis of via hot spots and implications for ULSI interconnect reliability[A].Reliability Physics Symposium Proceedings[C].2002:336~345
  • 4Chiang T Y,Saraswat K C.Closed-form analytical thermal model for accurate temperature estimation of multilevel ULSI interconnects[A].2003 Symposium on VLSICircuits Digest of Technical Papers[C].2003:275~278
  • 5王乃龙,周润德.一种新型的集成电路金属连线温度分析解析模型[J].Journal of Semiconductors,2004,25(11):1510-1514. 被引量:6
  • 6Chen D,Li E,Rosenbaum E,Kang S M.Inter-connect thermal modeling for accurate simulation of circuit timing and reliability[J].IEEE Trans.CAD,2000,19 (2):197~205
  • 7Incropera F P,DeWitt D P.Fundamentals of heat an mass Transfer[M].New York:John Wiley & Sons,1996:110~134
  • 8The International Technology Roadmap for Semiconductors,1999

二级参考文献21

  • 1D Edelstein, J Heidenreich. Full Copper Wiring in a Sub-0.25μm CMOS ULSI Technology [A]. IEDM [C]. USA:IEEE, 1997.
  • 2Alvin L S Loke. Kinetics of Copper Drift in Low-k Polymer Interlevel Dielectrics [J]. IEEE TRANSACIIONS ELECTRON DEVICES, 1999,46( 11 ) :2178 - 2187.
  • 3S Simon Wong, Alvin L S. Electrical Reliability of Cu and Low-k Dielectric Integration [ A]. MRS Spring Meeting [ C ]. San Francisco: CA,1998.
  • 4Ahsan Enver, J Joseph Clement. Finite Element Numerical Modeling of Current in VLSI Interconnect [A] .IRPS [C]. USA:IEEE, 1990.
  • 5T Wada, I Matsuo. Effect of Barrier Under First Aluminum Layer Reliability of Interconnect Vias Connect [ A]. V-MLC [ C]. USA:IEEE, 1990.
  • 6Dipankar Pramanik, Vivek Jain. Barrier Metals for ULSI: Processing and Reliability [J]. Solid State Technology, 1991,34(5) :97 - 102.
  • 7S C Sun. Process Technologies for Advanced Metallization and Interconnect Systems[ A]. IEDM [ C ]. USA: IEEE, 1997.
  • 8S VenkatesanA. V Gelatos. A High Performance 1.8V 0.20(m CMOS Technology with Copper Metallization [ A ]. IEDM [ C ]. USA: IEEE,1997.
  • 9Chiang T Y,Shieh B,Saraswat K C.Impact of Joule heating on scaling of deep sub-micron Cu/low-k interconnects.VLSI Technology Digest of Technical Papers Symposium,2002:38
  • 10Banerjee K,Mehrotra A,Sangiovanni-Vincentelli A,et al.On thermal effects in deep sub-micron VLSI interconnects.36th ACM Des Autom Conf,1999:885

共引文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部