期刊文献+

栅极下加氧化层的新型沟槽栅E-JFET仿真研究 被引量:1

Novel Structure Trench E-JFET with Adding Oxide Region beneath Gate
下载PDF
导出
摘要 新结构沟槽栅E-JFET的特点是在栅极下隐埋局域氧化层,以降低栅电容,从而改善器件的开关速度,尤其是适用于低压高频领域。通过理论及仿真分析,与无埋氧化层的沟槽栅MOSFET以及沟槽栅E-JFET进行了性能比较。结果证明,该结构具有最低的开关功耗,即QG最小,在相同条件下相对于沟槽栅MOSFET和沟槽栅E-JFET来说,QG的改善分别可达到86.3%和13.4%。 A novel structure trench E-JFET with burying oxide region beneath gate is designed,which is applied in the field of low voltage and high frequency operation.This device has low gate capacitance and high switching speed.It is verified through theoretical analysis and simulation that this structure has the lowest switching power consumption, i.e. the lowest Qc, compared with trench MOSFET and trench E-JFET which have no buried oxide region, QG improvement is up to 86.3% and 13.4% respectively at the same test conditions.
机构地区 北京工业大学
出处 《电力电子技术》 CSCD 北大核心 2007年第6期96-98,共3页 Power Electronics
基金 北京市教委科技发展计划资助(KM200510005022)~~
关键词 半导体器件 工艺参数/金属-氧化物-半导体场效应晶体管 semiconductor device process parameters/metal-oxide-semiconductor transistor
  • 相关文献

参考文献2

  • 1Nishizawa Jun-ichi.Field Effect Transistor with Reduced Series Resistance[P].United States Patent 4,115,793,September 19,1978.
  • 2Yu.Complementary Junction Field Eeffect Transistors[P].United States Patent 6,307,223,October 23,2001.

同被引文献9

  • 1Ma L, Amali A, Kiyawat S, et al. New trench MOSFET technology for DC-DC converter applications[C]. IEEE 15th ISPSD, Cambridge, UK, 2003: 354-357.
  • 2Parthasarathy V, Zhu R, Khemka V, et al. A 0.25ktm CMOS based 70V smart power technology with deep trench for high-voltage isolation[C]. IEEE IEDM Tech, San Francisco, CA, USA, 2002: 459-462.
  • 3Hidefumi T, Kyosuke M, Kimimori H, et al. Floating island and thick bottom oxide trench gate MOSFET (FITMOS)[C]. Proceedings of the 17th International Symposium on Power Semiconductor Devices & IC's, Santa Barbara, CA, USA, 2005:1-4.
  • 4Lovoltech. High performance N-channel vertical power JFET transistor[OL]. Company datasheet, 2003 1-5. http://www.qspeed.com (formerly http://www.lovol tech. com).
  • 5Hamza Y. Self-aligned trench MOS junction field- effect transistor for high-frequency applications: US, 6878993 B2[P].
  • 6Zandt M, Hijzen E, Hueting R, et al. Record-low 4 mΩ· mm2 specific on-resistance for 20V trench MOSFETs[C]. ISPSD'03, Cambridge, UK, 2003: 32-35.
  • 7Nishizawa J, Yamamoto K. Manufacture of semiconductor device: Japan, 56-112760[P]. Nishizawa J, Yoshida T. Static induction transistor: US, 4326209[P].
  • 8Nishizawa J, Yoshida T. Static induction transistor: US, 4326209[P].
  • 9亢宝位,吴郁,田波,等.高频低功耗结型场效应晶体管..中国发明专利:2005101321119..

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部