期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

低相位噪声压控振荡器设计 被引量：1

Design of a Low-Phase-Noise VCO
下载PDF
导出
摘要 分析了LC压控振荡器（VCO）相位噪声,通过改进电路结构,采用PMOS和NMOS管做负阻管,在尾电流源处加入电感电容滤波,优化电感设计,设计了一种高性能压控振荡器。采用TSMC 0.18μm IP6M CMOS RF工艺,利用Cadence中的Spectre RF工具对电路进行仿真。在电路的偏置电流为6 mA、电源电压VDD=1.8 V时,输入控制电压为0.8-1.8 V,输出频率变化为1.29-1.51 GHz,调谐范围为12.9%,相位噪声为-134.4 dBc/Hz@1MHz,功耗仅为10.8 mW。 According to the analysis of the phase noise of LC VCO, a kind of high performance VCO was designed through reforming the structure of the circuit. PMOS and NMOS were used as negative resistances together in this circuit. LC was used for noise filtering in the tail current source. Inductance was optimized. The circuit was designed in TSMC 0.18 μm IP6M CMOS RF process, and simulated by the spectre RF in Cadence at supply voltage of 1.8 V. The current source is 6 mA, and the range of control voltage is 0.8-1.8 V. The output frequency is 1.29-1.51 GHz, and ttming range is up to 12.9%. Phase noise is - 134.4 dBc/Hz at an offset of 1MHz. The static power of the circuit is only 10.8 mW.
作者 贺勇 曾健平 文华峰 谢海情
机构地区 长沙理工大学电气与信息工程学院 湖南大学物理与微电子科学学院
出处 《半导体技术》 CAS CSCD 北大核心 2007年第11期992-994,共3页 Semiconductor Technology
基金 湖南省自然科学基金资助项目(05JJ30115)
关键词 压控振荡器 相位噪声 电感电容滤波 互补MOS VCO phase noise LC filter CMOS
分类号 TN752 [电子电信—电路与系统]
  • 相关文献

参考文献6

  • 1潘莎,赵辉,任俊彦.1.8GHz相位噪声优化的差分压控振荡器[J].微电子学,2003,33(5):390-394. 被引量：11
  • 2黄广宇,胡勇,杨旭,陈守顺,朱亚江.基于CMOS的RFIC的发展现状[J].微电子学,2002,32(4):283-286. 被引量：5
  • 3TIEBOUT M.Low-power low-phase-noise differentially tuned quadrate VCO design in a standard CMOS[J].IEEE Solid-State Circuits,2001,36(7):1018-1024.
  • 4HAJIMIRI A,THOMAS H L.Design issues in CMOS differential LC oscillators[J].IEEE Solid-State Circuits,1999,34(5):717-724.
  • 5PIETRO A,HENRIK S.A 1.8 GHz CMOS VCO with reduced phase noise[J].IEEE J SSC,2001,36(4):245-247.
  • 6HEGAZI E,SJOLAND H,ABIDI A.A filtering technique to lower oscillator phase noise[J].IEEE Journal of Solid-State Circuits,2001,36(12):1921-1929.

二级参考文献11

  • 1Craninckx J, Steyiaert M S J. A I. 8-GHz low-phasenoise CMOS VCO using optimized hollow spiral inductors [J]. IEEE J Sol Sta Circ, 1997; 32 (5):736-744.
  • 2John R L, Miles A C. The modeling, characterization and design of monolithic inductors for silicon RF IC's [J]. IEEE J Sol Sta Circ, 1997, 32(3): 357-369.
  • 3Ali M N, Robert G M. Analysis, design and optimization of spiral inductors and transformers for Si RF IC's [J]. IEEE J Sol Sis Circ, 1998, 33(10) :1470-1481.
  • 4Donhee H, All H. Concepts and methods in optimization of integrated LC VCO's [J]. IEEE J Sol Sta Circ, 2001, 36 (6), 896-909.
  • 5Larson L E. Integrated circuit technology options for RFIC's-Present Status and Future Directions [J].IEEE J Sol Sta Circ,1998; 33(3):387-399.
  • 6Couch L. Digital and analog communications systems [M]. 5th ed. Upper Saddle River:Prentice Hall ,1996.
  • 7Hayashi G, Kimura H, Simomura H, et al. A 9 mW 900 MHz CMOS LNA with mesh arrayed MOSFETs [A].1998 Symp VLSI Circ Dig [C]. Honolulu. 1998.84-85.
  • 8Floyd B A, Mehta J, Gamero C. A 900 MHz 0.8 μm CMOS low noise amplifier with 1.2 dB noise figure [A]. IEEE 1999 Custom IC Conf [C].1999. 661-664.
  • 9Gupta R, Ballweber B M, Allstot D J. Design and optimization of CMOS RF power amplifiers [J]. IEEE J Sol Sta Circ, 2001; 36(2):166-175.
  • 10Vora S, Lanson L E. Noise power optimization of monolithic CMOS VCOs [A]. 1999 IEEE Radio Frequency Integrated Circuits Symp [C]. Anaheim, CA. 1999. 167-170.

共引文献11

同被引文献2

引证文献1

半导体技术
2007年 第11期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部