期刊文献+

针对JTAG调试的RTL验证环境设计原理 被引量:3

Design of RTL verification environment for JTAG debugger
下载PDF
导出
摘要 以ARM7TDMI为例提出了一种在RTL仿真时即可进行JTAG调试的方法。利用该方法在RTL仿真时即可进行ARM的JTAG调试。首先详细分析了JTAG的边界扫描标准及工作原理,而后以ARM7TDMI为例分析了ARM的扫描链的设计原理及控制方法,从中给出了如何利用JTAG控制ARM7TDMI扫描链来完成ARM的行为控制。该方法还可以通过ARM的控制进而完成对SoC中其他模块的验证。通过该原理建立JTAG接口软仿真验证平台,可以在RTL仿真时验证ARM的JTAG调试功能以及SoC的初步测试。 A method for puting up the RTL verification environment of the JTAG debugger is proposed by the example of ARM7TDMI. The debug of ARM through JTAG interface can be done in the RTL simulation. The JTAG standard and the ARM7TDMI scan chains are also analyzed in this paper. It gives the method to control the ARM7TDMI behavior by JTAG and the scan chains. An ARM7TDMI based verification plat is designed and it can verification the JTAG debugger function when the design is in the RTL phase.
出处 《电子测量技术》 2008年第1期72-76,87,共6页 Electronic Measurement Technology
关键词 JTAG ARM7TDMI 系统芯片 RTL验证 JTAG ARM7TDMI SoC RTL verification
  • 相关文献

参考文献8

二级参考文献76

  • 1韩银和,李晓维,徐勇军,李华伟.应用Variable-Tail编码压缩的测试资源划分方法[J].电子学报,2004,32(8):1346-1350. 被引量:27
  • 2[1]Peter Maxwel, Ismed Hartanto and Lee Bentz, (2000) Comparing Functional and Structural Tests[C]. In:Proc Int Test Conf,pp.400~407
  • 3[2]Ronald A. Richmond, (2000) Successful Implementation of Structured Testing[C]. Proc Int Test Conf,pp.344~348
  • 4[3]Indradeep Ghosh, Sujit Dey and Niraj K Jha. A Fast and Low-Cost Testing Technique for Core-Based System-Chips[J]. IEEE Transaction On Computer-Aided Design Of Intergrated Circuits And Systems, August 2000; 19(8):863~877
  • 5[4]Miron Abramovici, Breuer Melvin A and Friedman Arthur D. Digital Systems Testing and Testable Design[J]. COMPUTER SCIENCE PRESS, 1990;305~341
  • 6F. Beenker, et al.Macro testing: Unifying IC and board test.IEEE Design & Test of Computers, 1986, 4(6) : 26--32.
  • 7R. Rajsuman. Design and test of large embedded memories: An overview. IEEE Design & Test of Computers, 2001, 18(3) : 17-27.
  • 8R. Nair. Comments on an optimal algorithm for testing stuck-at faults in random access memories. IEEE Trans. on Computers,1979, 28(3): 258-261.
  • 9D. S. Suk, S. M. Reddy. A march test for functional faults in semiconductor random-access memories. IEEE Trans.Computers, 1981, 30(12): 982 -985.
  • 10M. Marinescu. Simple and efficient agorithms for functional RAM testing. In: Proc. of Int'l Test Conf.Philadelphia: IEEE Press, 1982. 236-239.

共引文献46

同被引文献12

引证文献3

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部