期刊文献+

可重构资源管理及硬件任务布局的算法研究 被引量:12

Algorithms of Reconfigurable Resource Management and Hardware Task Placement
下载PDF
导出
摘要 可重构系统具有微处理器的灵活性和接近于ASIC的计算速度,可重构硬件的动态部分重构能力能够实现计算和重构操作的重叠,使系统能够动态地改变运行任务,可重构资源管理和硬件任务布局方法是提高可重构系统性能的关键.提出了基于任务上边界计算最大空闲矩形的算法(TT-KAMER),能够有效地管理系统的空闲可重构资源;在此基础上使用FF和启发式BF算法进行硬件任务的布局.实验表明,算法能够有效地实现在线资源分配与任务布局,获得较高的资源利用率. Reconfigurable computing system has the flexibility of traditional CPU and the speed of ASIC approximately. Based on the ability of partially dynamic reconfiguration, the tasks can be dynamically reconfigured on the reconfigurable hardware at runtime. Some hardware tasks can run at the same time with the execution of the reconfiguration process of other tasks. To some extent, the runtime reconfiguration overhead can be hidden and the system performance can be improved. Reconfigurable computing has become one of the most important computing methods. With the improvement of the size and integration, such as FPGA, more and more tasks can run and/or resident on the reconfigurable hardware concurrently. In order to utilize the reconfigurable hardware efficiently, the reconfigurable resource management and hardware task placement are very important. A task-top based keep all maximal empty rectangles (TT-KAMER) algorithm is presented in this paper. Maximal empty rectangles can efficiently represent all the empty reconfigurable resources on the reconfigurable hardware. Based on the TT-KAMER algorithm, hardware task placement can also be implemented by the first fit algorithm and the heuristic best fit algorithm. The results indicate that the algorithms can implement resource allocation and on-line task placement efficiently, and high reconfigurable resource utilization can be obtained.
作者 李涛 杨愚鲁
出处 《计算机研究与发展》 EI CSCD 北大核心 2008年第2期375-382,共8页 Journal of Computer Research and Development
关键词 可重构系统 可重构硬件 动态部分重构 TT—KAMER 布局 reconfigurable computing system reconfigurable hardware partially dynamic reconfiguration TT-KAMER placement
  • 相关文献

参考文献16

  • 1K Bondalapati, V K Prasanna. Reconfigurable computing systems [J]. Proc of the IEEE, 2002, 90(7) : 1201-1217.
  • 2K Compton, S Hauck. Reconfigurable computing: A survey of systems and software [J]. ACM Computing Surveys, 2002, 34 (2): 171-210.
  • 3李涛,刘培峰,杨愚鲁.动态部分重配置及其FPGA实现[J].计算机工程,2006,32(14):224-226. 被引量:9
  • 4齐骥,李曦,于海晨,胡楠,龚育昌,王立刚.一种面向动态可重构计算的调度算法[J].计算机研究与发展,2007,44(8):1439-1447. 被引量:15
  • 5R Moseley. Transcending static deployment of circuits: Dynamic run-time systems and mobile hardware processors for FPGAs: [Ph D dissertation] [D] , Canterbury, Kent, United Kingdom: University of Kent at Canterbury, 2002.
  • 6Xilinx Inc. Virtex Series Configuration Architecture User Guide [OL]. http://www. xilinx. com/support/documentation/application_notes/xappl51. pdf, 2004.
  • 7S McMillan, S Guccione. Partial run-time reconfiguration using JRTR [C]. In: Proc of the 10th Int'l Workshop on FieldProgrammable Logic and Applications (FPL 2000). Berlin: Springer-Verlag, 2000. 352 -360.
  • 8H Walder, M Platzner. Non-preemptive multitasking on FPGA: Task placement and footprint transform [C]. The 2nd Int'l Conf on Engineering of Reconfigurable Systems and Architectures (ERSA'02). Las Vegas, Nevada, USA, 2002.
  • 9K Bazargan, R Kastner, M Sarrafzadeh. Fast template placement for reconfigurable computing systems [J]. IEEE Design and Test of Computers, 2000, 17(1) : 68- 83.
  • 10H Walder, C Steiger, M Platzner. Fast online task placement on FPGAs: Free space partitioning and 2D hashing [C]. Int'l Parallel and Distributed Processing Symposium (IPDPS' 03), Nice, France, 2003.

二级参考文献22

  • 1周博,王石记,邱卫东,彭澄廉.SHUM-UCOS:基于统一多任务模型可重构系统的实时操作系统[J].计算机学报,2006,29(2):208-218. 被引量:32
  • 2Hartenstein R.A Decade of Reconfigurable Computing:a Visionary Retrospective[C].Proceedings of Design,Automation and Test in Europe,2001:642-649.
  • 3Hutchings B L,Wirthlin M J.Implementation Approaches for Reconfigurable Logic Applications[C].International Workshop on Field-programmable Logic and Applications,1995:419-428.
  • 4Eldredge J G,Hutchings B L.RRANN:The Run-time Reconfiguration Artificial Neural Network[C].Proceedings of the IEEE for Custom Integrated Circuits Conference,1994:77-80.
  • 5Wirthlin M J,Hutchings B L.A Dynamic Instruction Set Computer[C].Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines,1995-04:99-107.
  • 6Hadley J,Hutchings B.Design Methodologies for Partially Reconfigured Systems[C].IEEE Workshop on FPGAs for Custom Computing Machines,1995:78-84.
  • 7Xilinx Inc.Two Flows for Partial Reconfiguration:Module Based or Difference Based[EB/OL].http://direct.xilinx.com/bvdocs/appnotes/xapp290.pdf,2003.
  • 8Bazargan K,Kastner R,Sarrafzadeh M.Fast template placement for reconfigurable computing systems[J].IEEE Design and Test of Computers,2000,17(1):68-83.
  • 9Handa M,Vemuri R.An efficient algorithm for finding empty space for online FPGA placement[A].Proceedings of the 41th Design Automation Conference[C].New York:ACM Press,2004.960-965.
  • 10Walder H,Steiger C,Platzner M,Thiele L.Online scheduling and placement of real-time tasks to partially reconfigurable devices[A].IEEE Real-Time Systems Symposium[C].New York:IEEE Computer Society,2003.224-225.

共引文献32

同被引文献86

引证文献12

二级引证文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部