期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

1.8V音频Σ-Δ调制器设计与实现 被引量：2

Design and Realization of a 1.8 V Σ-Δ Modulator for Audio Application
下载PDF
导出
摘要 介绍了一种适用于数字音频应用的16位8 kHzΣ-Δ调制器,该电路采用单环三阶、单比特量化形式;为适应较低电压,采用带密勒补偿的两级运放。仿真结果显示,调制器在128倍过采样率时,带内信号信噪比可达到102.6。该电路采用UMC 0.18μm混合信号工艺实现,工作电压为1.8 V,芯片版图面积为1.3 mm×1.3 mm。 A 16-bit 8-kHz ∑-Δ modulator for digital audio application was presented. A single-loop 3rd-order single-bit structure was adopted for the modulator, and a two-stage Miller compensated OTA was used to satisfy the requirements for low voltage applications. Simulation results showed that the modulator can achieve 16. 75-bit SNDR in 8-kHz signal bandwidth with an oversampling ratio of 128. Implemented in UMC＇ s 0.18μm CMOS mixed signal technology, the modulator has a layout area of 1. 3 ram× 1.3mm, and its supply voltage is 1. 8 V.
作者 劳森 刘力源 朱颖佳 李冬梅
机构地区 清华大学微电子学研究所 清华大学电子工程系
出处 《微电子学》 CAS CSCD 北大核心 2008年第2期226-230,共5页 Microelectronics
基金 国家自然科学基金资助项目(60475018)
关键词 A/D转换器 ∑-Δ调制器 模拟集成电路 A/D converter Sigma-delta modulator Analog integrated circuit
分类号 TN792 [电子电信—电路与系统]
  • 相关文献

参考文献10

  • 1YAO L-B, STEYAERT M S J, SANSEN W. A 1-V 140μW 88-dB audio sigma-delta modulator in 90-nm CMOS [J]. IEEEJ Sol Sta Circ, 2004, 39(11) : 1809- 1818.
  • 2GEERTS Y, STEYAERT M, SANSEN W. Design of multi-bit delta-sigma A/D converters [M]. Dordrecht, The Netherlands: Kluwer Academic Publishers, 2003: 133-135.
  • 3NORTHWORTHY S R, SCHREIER R, TEMES G. Delta-sigma data converters: theory, design and simulation [M]. Piscataway, USA: IEEE Press, 1996. 193-199.
  • 4GEERTS Y, STEYAERT M, SANSEN W. Design of Multi-bit delta-sigma A/D converters [M]. Dordrecht, The Netherlands. Kluwer Academic Publishers, 2003: 112-122.
  • 5NORTHWORTHY S R, SCHREIER R, TEMES G. Delta-sigma data converters: theory, design and simu lation [M]. Piscataway, the USA:IEEE Press, 1996 : 244-248.
  • 6毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003:337-338.
  • 7SANSEN W M C. Analog design essentials [M]. Dordrecht, the Netherlands. Springer, 2006: 163- 172.
  • 8CROLS J, STEYAERT M. Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages [J]. IEEE J Sol Sta Circ, 1994, 29(8): 936-942.
  • 9SANSEN W M C. Analog design essentials [M]. Dordreeht, the Netherlands: Springer, 2006: 643-654.
  • 10MONA S-H, ROBERTS G W. Low power delta-sigma modulator for ADSL applications in a low-voltage CMOS technology [J]. IEEE Trans Circ and Syst, 2005, 52(10) : 2075-2089.

共引文献88

同被引文献14

  • 1许长喜.高阶模拟Σ-Δ调制器设计研究[J].微电子学,2006,36(2):154-158. 被引量：3
  • 2BRANDT B P, WOOLEY B A. A low-power, area- efficient digital filter for decimation and interpolation [J]. IEEEJ Sol Sta Circ, 1994, 29(6): 679-686.
  • 3CROCHIERE R E, RABINER L R. Interpolation and decimation of digital signals - a tutorial review [J].Proc IEEE, 1981, 69(3): 300-331.
  • 4HOGENAUER E B. An economical class of digital fil-ters for decimation and interpolation [J]. IEEE Trails Acoustics, Speech, Signal Processing, 1981, 29(2) :155-162.
  • 5ASCARI L, PIERAZZI A, MORANDI C. Low power implementation of a sigma-delta decimation filter for cardiac applieation[C]//Instrum and Measur Teehnol Conf. Budapest, Hungary. 2001: 750-755.
  • 6ZHU H F, WU X B, YAN X L. Low-power and hardware efficient decimation filters in sigma-delta A/ D converters[C] // IEEE Conf Elec Dev and Sol Sta Circ. Hong Kong, China. 2005: 665-668.
  • 7CANDY J C. Decimation for sigma delta modulation[J].IEEE Trans Commun, 1986, 34(1): 72-76.
  • 8YI F, WU X-B, XU J. Low-power area-efficient decimation filters in sigma-delta ADCs [C]//IEEE Conf Elec Dev and Sol Sta Circ. Tainan, China. 2007 : 833- 836.
  • 9AZIZ P M,SORENSEN H V,SPIEGEL J.An overview of Σ-Δ converters[J].IEEE Signal Processing Mag,1996,13(1):61-84.
  • 10BRANDT B P.Oversampled analog-to-digital conversion[D].PhD Thesis:Stanford University,1991.

引证文献2

二级引证文献5

微电子学
2008年 第2期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部