期刊文献+

基于目录的Cache一致性协议的可扩展性研究 被引量:4

Research on the Scalability of Directory-Based Cache Coherence
下载PDF
导出
摘要 基于CC-NUMA结构的DSM多处理器系统是大规模高性能并行计算机的一个实现方式,由于比监听协议具有更好的扩展性,系统多采用基于目录的Cache一致性协议。但是,随着系统规模的不断扩大,目录协议同样面临着可扩展性的问题。本文在分析影响目录协议可扩展性因素的基础上,对当前比较典型的几种目录组织形式从存储开销方面进行了讨论,最后提出了基于目录Cache的两级目录组织方案。 The DSM multiprocessors systems that employ the cache coherence non-uniform memory access architecture is one of the implementation ways of recent massively high-performance parallel computers. Because of the better scalability than snooping protocols, directory protocols are widely used. With the expansion of system size, the directory protocols al- so encounter the problem of scalability. First, the factors that affect the scalability of directory protocols are analyzed, several typical directory organization schemes are discussed. Finally, we propose a two-level directory scheme based on directory cache.
出处 《计算机工程与科学》 CSCD 2008年第6期131-133,共3页 Computer Engineering & Science
基金 国家863计划资助项目(2002AA104510)
关键词 CACHE一致性协议 目录组织 混合目录 目录Cache cache coherence directory organization hybrid directory directory cache
  • 相关文献

参考文献8

  • 1Gostin G, Collard J-F,Collins K. The Architecture of the HP Superdome Shared-Memory Multiproeessor[C]// Proc of the 19th Annual Int'l Conf on Supercomputing, 2005: 239-245.
  • 2Hlayhel W, Collet J, Fesquet L. Implementing Snoop-Coherence Protocol for Future SMP Architectures[C]//Proc of the 5th Int'l Euro-Par Conf on Parallel Processing, 1999: 745- 752.
  • 3Laudon J, Lenoski D. The SGI Origin: A ccNUMA Highly Scalable Scrver[C]// Proc of the 24th Annual Int'l Symp on Computer Architecture, 1997: 241- 251.
  • 4Grbic A. Assessment of Cache Coherence Protocols in Shared-memory Multiprocessors: [Ph D Dissertation] [D]. Toronto, Canada: University of Toronto, 2003.
  • 5Li T, John L K. ADir_pNB: A Cost-Effective Way to Implement Full Map Directory-Based Cache Coherence Protocols [J]. IEEE Trans on Computers, 2001, 50(9): 921-934.
  • 6Chaiken D, Kubiatowicz J, Agarwal A. LimitLESS Directories: A Scalable Cache Coherence Scheme[C]//Proc of the 4th Int'l Conf on Architectural Support for Programming Languages and Operating Systems, 1991:224 - 234.
  • 7Thapar M,Delagi B, Flynn M J . Linked List Cache Coherence for Scalable Shared Memory Multiprocessors[C]//Proc of the Int'l Parallel Processing Symp, 1993: 34-43.
  • 8Hughes C J. RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors[J]. IEEE Computer, 2002. 35 (2): 40-49.

同被引文献26

  • 1夏宏,任捷.基于WishBone总线Cache数据一致性方案[J].计算机工程与应用,2006,42(9):93-95. 被引量:1
  • 2屈文新,樊晓桠.“龙腾”R2微处理器Cache单元的设计与实现[J].计算机工程与应用,2006,42(17):22-25. 被引量:1
  • 3陈杰,章军.一种集成“龙芯1号”IP核的SoC的体系结构[J].计算机工程与应用,2007,43(19):111-114. 被引量:1
  • 4Culler D,Singh J,Gupta A.Parallel computer architecture:a hardware/software approach[M].[S.l.]:Morgan Kaufmann Pub,1999.
  • 5Bryant R E,O’Hallaron D R.Computer systems:a programmer’s perspective[M].[S.l.]:Addison-Wesley Educational Publishers Inc,2010.
  • 6Laudon J,Lenoski D.The SGI origin:a CC-NUMA highly scalable server[C]//ACM SIGARCH Computer Architecture New,1997.
  • 7ARM,AMBA3.0,AXI protocol specification[S].2004.
  • 8Almaless G,Wajsburt F.On the scalability of image and signal processing parallel applications on emerging CC-NUMA many-cores[C]//Design and Architectures for Signal and Image Processing(DASIP),2012.
  • 9Gao Yuhui,Zhu Mingfa,Huo Jiantong.Design and implementation of BIOS for Godson-3A interconnections[C]//Computer and Management(CAMAN),2011.
  • 10Wang Ruibo,Lu Kai.Using transactional memory on CCNUMA systems[C]//Networked Computing(INC),2010.

引证文献4

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部