期刊文献+

基于部分相容的动态LFSR重新播种方法 被引量:1

LFSR reseeding methodology based on partial consistency
下载PDF
导出
摘要 提出了一种基于部分动态LFSR重新播种的改进方法,利用向量的部分相容原理来减少需要编码的确定位的个数,提高数据压缩率。并使用时钟测试来减少生成测试向量所需的时间。实验结果表明,与目前国际同类编码压缩方法相比,该方法提高了编码效率,节约了测试时间。 A new LFSR reseeding methodology is proposed.In order to reduce the storement of the test data,the authors consider the partial consistent between the test vectors to reduce the special bits in the test vectors.It can reduce the time used to generate the test vectors by using the clock test.The results show the proposed method has more efficiency on encoding and reduce the test time.
出处 《计算机工程与应用》 CSCD 北大核心 2008年第18期70-72,共3页 Computer Engineering and Applications
基金 国家自然科学基金重大项目(the Grand National Natural Science Foundation of China under Grant No.90407008) 国家自然科学基金重点项目(the Key National Natural Science Foundation of China Under Grant No.60633060) 安徽省自然科学基金(the Natural Science Foundation of Anhui Province of China under Grant No.050420103)
关键词 内建自测试 LFSR线性反馈移位寄存器 测试数据压缩 相容 时钟测试 BIST LFSR test data compression consistency clock test
  • 相关文献

参考文献9

  • 1梁华国,聚贝勒.海伦布昂特,汉斯-耶西姆.冯特利希.一种基于折叠计数器重新播种的确定自测试方案[J].计算机研究与发展,2001,38(8):931-938. 被引量:44
  • 2Abramovici M,Breuer M,Friedman A.Digital systems testing and testable design[M].New York:Computer Science Press, 1990.
  • 3Hellebrand S,Rajski J,Tarnick S,et al.Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers[J].IEEE Trans on Comp,1995,44(2):223-233.
  • 4梁华国,蒋翠云.使用双重种子压缩的混合模式自测试[J].计算机研究与发展,2004,41(1):214-220. 被引量:38
  • 5Krishna C V,Touba N A.3-Stage variable length continuous-flow scan vector decompression scheme[C]//Proceedings of VLSI Test Symposium, Napa Valley, CA, 2004.
  • 6Krishna C V,Jas A,Touba N A.Test cube encoding using partial LFSR reseeding[C]//Proceedings of International Test Conference, Bahimore, MD, 2001.
  • 7Ahramovici M,Breuer M A,Friedman A D.数字系统测试与可测性设计[M]//李华伟,鲁巍,译.北京:机械工业出版社,2006:294-301.
  • 8Koenemann B.LFSR-coded test patterns for scan designs[C]//Proceedings of European Test Conference,Munich,1991.
  • 9Wurtenberger A,Tautermann C S,Hellebrand S.A hybrid coding strategy for optimized test data compression[C]//Proceedings of IEEE International Test Conference,Charlotte,NC,2003.

二级参考文献22

  • 1[1]M Abramovici, M Breuer, A Friedman. Digital Systems Testing and Testable Design. New York: Computer Science Press, 1990
  • 2[2]K-T Chen, C-J Lin. Timing driven test point insertion for full-scan and partial-scan BIST. The IEEE Int'l Test Conf, Washington, D C, 1995
  • 3[3]Y Savaria, M Yousef, B Kaminska .et al.. Automatic test point insertion for pseudo-random testing. The Int'l Symp on Circuits and Systems, 1991. http://ieeexplore.ieee.org/Xplore/DynWel.jsp
  • 4[4]M J Y Williams, J B Angell. Enhancing testability of large-scale integrated circuits via test points and additional logic. IEEE Trans on Computers, 1973, C-22(1): 46~60
  • 5[5]K Chakrabarty, B T Murray, V Iyengar. Built-in test pattern generation for high-performance circuits using twisted-ring counters. The 17th IEEE VLSI Test Symp, Dana Point, CA, 1999
  • 6[6]K Chakrabarty, S Swaminathan. Built-in self testing of high-performance circuits using twisted-ring counters. The 2000 IEEE Int'l Symp on Circuits and Systems, 2000. http://ieeexplore.ieee.org/Xplore/DynWel.jsp
  • 7[7]C Dufaza, G Cambon. LFSR based deterministic and pseudo-random test pattern generator structures. European Test Conference, Munich, 1991
  • 8[8]S Hellebrand, J Rajski, S Tarnick .et al.. Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers. IEEE Trans on Computers, 1995, 44(2): 223~233
  • 9[9]S Hellebrand, B Reeb, S Tarnick .et al.. Pattern generation for a deterministic BIST scheme. IEEE/ACM Int'l Conf on CAD-95, San Jose, CA, 1995
  • 10[10]S Hellebrand, H-J Wunderlich, A Hertwig. Mixed-mode BIST using embedded processors. Journal of Electronic Testing Theory and Applications (JETTA), 1998, 12(1/2): 127~138

共引文献55

同被引文献6

  • 1吴义成,梁华国,李松坤,黄正峰,易茂祥.一种基于自选择状态的折叠计数器BIST方案[J].计算机研究与发展,2010,47(S1):195-199. 被引量:1
  • 2欧阳一鸣,肖祝红,梁华国.数据块前向相容标记码的测试数据压缩方法[J].计算机辅助设计与图形学学报,2007,19(8):986-990. 被引量:8
  • 3徐三子,梁华国,顾婉玉,等.基于无关位动态赋值的幂次划分测试压缩方案[C].合肥:第六届中国测试学术会议论文集,2011:325-328.
  • 4A. Chandra, K. Chakrabarty. A unified approach to reduce SOC test data volume, scan power and testing time[ J]. IEEE Council on Electronic Design Automation ,2003,22 (3) :352 -363.
  • 5Shih - Ping Lin, Nat. Chiao Tung Univ, Chung - Len Lee, et al. A multilayer data copy test data compression scheme for re- ducing shifting - in power for multiple scan design[ J]. IEEE Cir- cuits and Systems Society, 2007,15 (7) :767 - 776.
  • 6李雷定,马铁华,尤文斌.常用数据无损压缩算法分析[J].电子设计工程,2009,17(1):49-50. 被引量:26

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部