期刊文献+

二维网格NoC中资源-网络接口设计与实现 被引量:3

Design and implementation of Resource-Network Interface for 2D-mesh-based network on chip
下载PDF
导出
摘要 通常把使用片上网络通讯的多核SoC称为NoC,各类资源(处理器、存储器等)与片上网络之间的接口称为资源-网络接口。文章基于二维网格的通讯方式,设计了其间的资源-网络接口,讨论了基于FPGA的实现技术。使用具体应用实例——轨迹显示方案,对设计进行验证。实验表明,在60 MHz的频率下,使用该接口的NoC系统原型能够稳定工作。 Network-on-chip (NoC) refers to multi-core SoC that uses on-chip network as communication infrastructure, and the part of linking resources (processor, memory, etc) to on-chip network is called Resource-Network Interface(RNI). In this paper, the Resource-Network Interface is designed based on 2D-mesh communication infrastructure, and implemented on FPGA. An application of dynamic track display validates this design. The experimental results show that the NoC system prototype which integrates this interface can steadily run at 60 MHz.
出处 《合肥工业大学学报(自然科学版)》 CAS CSCD 北大核心 2008年第8期1155-1158,共4页 Journal of Hefei University of Technology:Natural Science
基金 国家自然科学基金资助项目(60576034) 教育部博士点基金资助项目(20050359003) 安徽省自然科学基金资助项目(070412031)
关键词 二维网格NoC 资源-网络接口 多核技术 2D-mesh NoC Resource-Network Interface(RNI) multi-core technology
  • 相关文献

参考文献8

  • 1Benini L, Giovanni D M. Networks on chips:a new SoC paradigm[J]. IEEE Computer,2002, 35(1): 70--78.
  • 2Kumar S H, Jantsch A, Soininen J-P, et al. A network on chip architecture and design methodology [C/OL]//Proceedings of IEEE Computer Society Annual Symposium on VLSI, 2002: 105- 112. http://ieeexplore.ieee. org/iel5/ 7933/21881/01016885. pdf? tp =&arnumber = 1016885 &isnumber= 21881,2007-07-19.
  • 3Liang J, Swaminathan S, Tessier R. aSoC: a scalable, single-chip communications architecture[C/OL]//2000 International Conference on Paraliel Architectures and Compilation Techniques (PACT' 00), 2000:37- 46. http://ieeexplore.ieee. org/ie15/7126/19206/00888329.pdf? tp=arnumber= 888329&isnumber: 19206,2007-07-19
  • 4Guerrier P, Grenier A. A generic architecture for on-chip packer-switched intercormections[C/OL]//Proc Design Automation and Test in Europe Conference, 2000: 250--256. http://www.sigda.org/Archives/ProceedingArchives/Compendiums/papers.2000/date00/pdffiles/04b- 1. pdf, 2007-07-19.
  • 5Chi H C, Chen J H. Design and implementation of a routing switch for on-chip interconnection networks[C/OL]// Proc 4th IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, 2004. http://ieeexplore.ieee.org/ iel5/9325/29636/01349507.pdf? tp = &arnumber = 1349507 &isnumber= 29636,2007-07-19.
  • 6Keutzer K, Newton A R, Rabaey J M, et al. System level design: orthogonalization of concerns and platform-based design[J]. IEEE Trans Computer-Aid Design of Integrated Circuits and Systems,2000, 19(20): 1523--1543.
  • 7Wingard D. Micronetwork-based integration for SoCs [C/OL]// Proc Design Automation Conference, 2001: 673--677. http://ieeexplore.ieee. org/ie15/7445/20239/ 00935592. pdf? tp = &arnumber = 935592&isnumber = 20239,2007-07-19.
  • 8AMBA^TM Specification Revision 2.0 [EB/OL]. http:// www. arm.com/products/solutions/AMBA.Spec.html, 1999-05-13.

同被引文献14

  • 1OWENS J D. Research challenges for on-chip ineterconnection networks.[J] IEEE MACRO, 2007: 96-108.
  • 2MICHELI G D, BENINI L. Networks on chips, Technology[M]. Morgan Kaufman, 2006.
  • 3GENKO N, ATIENZA D, MICHELI G D. A complete network-on-chip emulation framework [A]. Proceedings of the Conference on Design, Automation and Test in Europe[C], 2005:246-251.
  • 4KIM M, KIM D, SOBELMAN G E. MPEG-4 performance for a CDMA network-on-chip [A]. Proceedings of Intl. Conf. on Communications Cirecuits and Systems[C], 2005: 493- 496.
  • 5RIJPKEMA E, GOOSSENS K, RADULESCU A. Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip [A]. Proceedings of design, automation and test in Europe conference[C], 2003: 350-355.
  • 6OGRASS U Y. Communication architecture optimization making the shortest path shorter in regular networks-onchip[A]. Proceedings of design, automation and test in europe conference[C], 2006: 712-717.
  • 7ZHANG W.Design of a hierarchy-bus based MPSoC on FPGA [C]. International Conference on Solid-State and Integrated Circuit Technology, 2006: 1966-1968.
  • 8陈建文,余荣,梅顺良.视频多核处理器结构[J].清华大学学报(自然科学版),2008,48(1):70-73. 被引量:4
  • 9Kaushal Sanghai,Rick Gentile,David Katz.嵌入式多媒体应用的多处理器核软件设计框架[J].电子设计技术 EDN CHINA,2008(12):102-105. 被引量:2
  • 10于俊清,李江,魏海涛.基于同构多核处理器的H.264多粒度并行编码器[J].计算机学报,2009,32(6):1100-1109. 被引量:11

引证文献3

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部