1[6]Lucero E M, Challa N, Feilds J. A 16k-bit smart 5V-only EEPROM with redundancy [J]. IEEE J Sol Sta Circ,1983;18(10): 539-544.
2[7]Van Houdt J.HIMOS - a high efficiency flash EEPROM cell for embedded memory applications [J]. IEEE Trans Electron Device, 1993;40(12):2255.
3[8]Lenzlinger M, Snow E H. Fowler-Nordheim tunneling in thermally grown SiO2 [J].J Appl Phys,1969; 40: 278.
4[9]Hisamune Y S. A high capacitive coupling ration (HiCR) cell for 3 V only 64 Mbit and future flash memories [A]. IEEE IEDM [C]. 1993.1922.
5[10]Ohnakado T. Novel electron injection method using band-to-band tunneling induced hot electron (BBHE) for flash memory with a p-channel cell [A]. IEDM [C].1995. 279.
6[11]Iwata Y. A high-density NAND EEPROM with block-page programming for microcomputer applications [J]. IEEE J Sol Sta Circ,1990;25(4): 417-424.
7[12]Ajika B. A 5V only 16M bit flash EEPROM cell with a simple stacked gate structure [A]. IEDM [C].1990.115.
8[13]Kobayashi S. Memory array architecture and decoding scheme for 3V-only sector erasable DINOR flash memory [J]. IEEE J Sol Sta Circ, 1994; 29(4): 454-460.
9[14]Kim K S. A novel dual string NOR (DuSNOR) memory cell technology scalable to the 256M bit and 1G bit flash memory [A]. IEDM [C].1995.263.
10[15]Dimaria D J. Trap creation in silicon dioxide produced by hot electrons [J]. J Appl Phys, 1989; 65(6): 2342-2355.
2Hennessy J L, Patterson D A. Computer Architecture A Quantitative Approach. Morgan Kaufmann Publishers,2003.
3Klapproth P. General architectural concepts for IP core re- use. Proceedings of ASP-DAG 2002.7th Asia and South Pacific and the 15th International Conference on VLSI Design-Proceedings,2002.
4Koyama T, Inoue K, Hanaki H, et al. A 250 MHz single-chip multi- processor for audio and video signal processing. IEEE J Solid-state Circuits ,2001.
