期刊文献+

高速FFT处理器的FPGA实现 被引量:4

Implementation of high-speed FFT processor by FPGA
下载PDF
导出
摘要 本文提出了一种基于FPGA的1024点快速傅里叶变换(FFT)的实现方案,并采用Stratix Ⅱ系列的FPGA芯片实现了该处理器。处理器采用按时间抽取的基-2算法和10级流水线结构。每级将乘法器的旋转因子输入端固定为常数,而中间结果以双端口RAM存储。采用Verilog语言在RTL级上进行了编程实现,并进行了逻辑综合、时序仿真和硬件测试。硬件测试的结果与MATLAB计算结果吻合的较好,证明了方案设计的正确性。该处理器具有运算速度快、精度高等优点,已经成功应用于基于FPGA的频谱分析系统中。 To present a implementation method of 1024-point Fast Fourier Transformer (FFT) based on FPGA. and Stratix II is used to achieve the processor. This processor adopts the method based on decimate in time Radix-2 algorithm and 10 levels pipeline structure. In each level, the rotating factor inputs of multipliers were fixed to constant and the intermediate datum is given to dual-port RAM. On the RTL, Verilog language was used in program, and the program was synthesized, simulated and tested. The simulation result is close to that of MATLAB and verifies the correctness of the program design and procedures. The processor has the advantage of high speed, high accuracy, and now it has already successfully applied to spectrum analyzer which based on FPGA chip.
作者 王全州 杨硕
出处 《电子测量技术》 2008年第10期166-169,共4页 Electronic Measurement Technology
关键词 FF FPGA 流水线 蝶形运算 VERILOG HDL FFT FPGA pipeline butterfly operation Verilog HDL
  • 相关文献

参考文献7

二级参考文献27

  • 1余官定,张朝阳,仇佩亮.一种自适应正交频分复用系统的子载波分配算法[J].浙江大学学报(工学版),2004,38(9):1112-1116. 被引量:5
  • 2潘文,钱俞寿,周鹗.基于加窗插值FFT的电力谐波测量理论──(Ⅰ)窗函数研究[J].电工技术学报,1994,9(1):50-54. 被引量:178
  • 3刘杰,刘济林,于春和.泄漏发射信息的同步信号提取与信息重建[J].浙江大学学报(理学版),2005,32(6):653-657. 被引量:5
  • 4CIMINI L J. Analysis and simulation of a digital mobile channel using orthogonal frequency division multiplexing[J]. IEEE Transactions on Communications, 1995, 33:665 - 675.
  • 5CHUANG J,SOLLENBERGER N. Beyond 3G: Wideband Wireless Data Access Based on OFDM and Dynamic Packet Assignment[J]. IEEE Communications Magazine, 2000, 38: 78-87.
  • 6ZOU W Y, WU Yi-yan. COFDM: An overview [J].IEEE Transaction on Broadcasting, 1995, 41 ( 1 ): 1 - 8.
  • 7BI Guo-an, JONES E V. A pipeline FFT processor for word-sequential data[J]. IEEE Transaction on Acorntics, Speech and Signal Processing, 1989, 37 (12):1982 - 1985.
  • 8WOLD E H, DESPAIN A M. Pipeline and parallel pipeline FFT processor for VLSI implementation[J].IEEE Transaction on Computer, 1984, 33 (5): 414 -426.
  • 9SWARTZLANDER E E, YOUNG W K W, JOSEPH S J. A radix 4 delay commutator for fast Fourier transform processor implementation [J]. IEEE Journal of Solid-State Circuits, 1984, SC-19 (5) : 702 - 709.
  • 10CHANG Yun-nan, PARPHI K K. An efficient pipelined FFT architecture [J]. IEEE Transaction on Circuits and Systems-Ⅱ:Analog and Digital Signal Processing,2003,50 (6) : 322- 325.

共引文献65

同被引文献44

引证文献4

二级引证文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部