期刊文献+

大规模Burst Mode异步控制电路分解与综合 被引量:1

Decomposition Method for Burst Mode Asynchronous Controllers
下载PDF
导出
摘要 对于现有的Burst Mode异步控制电路综合方法而言,由于在状态归约与赋值阶段需要进行完备的状态空间搜索,面临状态空间爆炸问题,因此仅仅适用于中小规模控制电路。为了提高电路的综合规模,使得Burst Mode异步控制电路走向实用化,提出了一种新的大规模Burst Mode异步控制电路的综合方法:利用Burs tMode状态机所对应有向图的有向回路集合对状态机进行分解,得到相互独立的子状态机;对各子状态机进行调整,采用请求/应答信号实现相应子状态机之间的四段握手通信;设计接口状态机解决相应子状态机之间的仲裁问题。通过实例比较可知,该方法可以大幅度地提高综合规模,降低综合复杂度,减少综合时间。 A systematic and automated methodology was proposed for decomposing an asynchronous Burst Mode (BM) controller into smaller sub-controllers, where each resulting sub-controller is activated on a communication channel. The proposed approach consists of a new decomposition method, inter-controller Burst Mode state machine and inter-controller communication protocol. Furthermore, only a moderate amount of auxiliary hardware is required. Initial runtime results for Burst Mode controllers are promising. One of the largest BM benchmarks (dean-cache) was run using the Minimalist CAD tool. While the original controllers each timed out after 10 hours, the decomposition runs each completed in less than 88 seconds. One large complex controller (pscsi) was unable to complete while the decomposed run succeeded in under 54 seconds
出处 《计算机科学》 CSCD 北大核心 2009年第2期162-166,共5页 Computer Science
基金 国家自然科学基金项目(90407022)资助
关键词 BURST Mode异步控制电路 BURST Mode状态机 层次化分解 逻辑综合 Burst Mode asynchronous controller, Burst Mode machine, Decomposition, Logic synthesis
  • 相关文献

参考文献14

  • 1Hauck S. Asynchronous design methodologies : An overview //Proceedings of the IEEE. 1995,83(1):69-93
  • 2Shang D, Xia F,Yakovlev A. Asynchronous circuit synthesis via direct translation//Proc. International Symposium on Circuits and Systems. vol. 3, May 2000 : 369-372
  • 3Sokolov D, Bystrov A, Yakovlev A. STG optimisation in the direct mapping of asynchronous eireuits ff Proe. Design, Automation and Test in Europe (DATE). IEEE Computer Society Press, Mar. 2003
  • 4Yun K Y, Dill D L. Automatic synthesis of extended Burst Mode circuits: part Ⅰ(specification and hazard-free implementations). IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999,18(2) : 101-117
  • 5Yun K Y, Dill D L. Automatic synthesis of extended Burst Mode circuits:part Ⅱ (automatic synthesis). IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999,18(2) : 118-132
  • 6Chu T - A. Synthesis of Self - timed VLSI Circuits from Graph - theoretic Specifications. PhD thesis. MIT Laboratory for Computer Science,June 1987
  • 7Yoneda T, Onda H, Myers C J. Synthesis of speed independent circuits based on decomposition//Async-04
  • 8Vogler W, Wollowski R. Decomposition in asynchronous circuit design. Concurrency and Hardware Design, 2002 :152-190
  • 9Schaefer M, Vogler W, Wollowski R, et al. Strategies for optimized stg deeomposition//Proceedings of the Sixth International Conference on Application of Concurrency to System Design.2006:123-132
  • 10Kapoor H K , Josephs M B. Decomposing specifications with concurrent outputs to resolve state coding conficts in asyn chronous logic synthesis//DAC-04 : 830- 833

同被引文献5

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部