期刊文献+

8PSK中频数字化发射机中多级滤波器的研究与设计

Research and Design of Multilevel Filter in a IF Digital Transmitter
下载PDF
导出
摘要 本文介绍了8PSK调制方式的原理和相应中频数字化发射机的系统结构,并进一步提出了发射机中多级滤波器各自的作用及实现方法。针对数字化基带成形的处理特点,该文提出一种基于分布式算法和查找表的高速成形滤波器实现方法以基于现场可编程门阵列(FPGA)芯片实现根升余弦FIR滤波器,以及由CIC内插滤波器实现了发射机中的增采样功能。整个设计采用硬件描述语言VerilogHDL实现,通过仿真验证了以这些方法来实现相应的功能是可行的。 The principle of 8PSK modulation and corresponding systematic structure of intermediate frequency digital transmitter is introduced in this paper. Respective function and implement methods of multilevel filter in transmitter is also defined. Aimed at the processing characteristics of digital baseband shaping, this paper puts forward a design method of high speed shaping filter based on distributed arithmetic and look-up table, to implement the square root raised cosine filter based on FPGA structure, as well as implement the sampling increase by using CIC interpolation filter. The entire design is achieved by the Hardware Description Language - VerilogHDL. The results of simulation show these methods is feasible for related functions.
出处 《中国西部科技》 2009年第9期10-12,共3页 Science and Technology of West China
关键词 八相移相键控调制 基带成形 根升余弦滤波器 分布式算法 积分梳状滤波器 8PSK modulation Base-band shaping Square root raised cosine filter Distributed arithmetic Cascade integrator comb filter
  • 相关文献

参考文献1

二级参考文献3

  • 1胡广书.数字信号处理(第二版).北京:清华大学出版社,2003:234-237
  • 2DSP Builder handbook.www.altera.com.Altera Corporation.2005
  • 3张维良,郭兴波,潘长勇,杨知行,韩周安.高速FIR滤波器的流水线结构[J].电讯技术,2002,42(2):57-60. 被引量:7

共引文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部