期刊文献+

多路V/I输出的高性能CMOS带隙基准源 被引量:4

High Performance CMOS Bandgap Voltage Reference Source with Multiple V/I Output
下载PDF
导出
摘要 在传统CMOS带隙基准源的基础上,采用温度补偿和差分负反馈的方法,提出了一种多路V/I输出的高性能CMOS带隙基准源结构。基于0.5μmCMOS工艺,进行了设计实现。HSPICE仿真结果表明,该带隙基准源具有较低的温度系数(7.9×10^-6/℃,0-100℃),电源电压从1.9V变化到5.5V,输出仅变化1.8mV,基准源输出为1.233V,分压电路产生多路输出,基准电流4μA,温度系数均小于12×10^-6/℃(-25℃~125℃)。 A high performance CMOS bandgap voltage reference with multiple V/I output using temperature compensation and differential negative feedback methods was proposed based on conventional CMOS bandgap reference. The circuit was implemented in 0. 5 btm CMOS technology. HSPICE simulation results showed that it had a low temperature coefficient of 77.9×10^-6/℃, from 0℃to 100℃, and an output reference voltage of 1. 233 V with discrepancy of only 1.8 mV at voltages from 1.9 V to 5. 5 V. The voltage division circuit generates multiple V/I outputs, and the reference source outputs 4μA of reference current, with temperature coefficient less than 12×10^-6/℃ from-25 ℃ to 125 ℃.
出处 《微电子学》 CAS CSCD 北大核心 2009年第4期503-507,共5页 Microelectronics
基金 国家自然科学基金资助项目(60873016 60876024) 国家高技术研究发展(863)计划基金资助项目(2007AA01Z102 2008AA01Z147)
关键词 带隙基准源 多路V/I输出 温度系数 电源抑制比 Bandgap reference source Multiple V/I output Temperature coefficient PSRR
  • 相关文献

参考文献8

二级参考文献33

  • 1朱樟明,杨银堂.一种10-ppm/~oC低压CMOS带隙电压基准源设计[J].电路与系统学报,2004,9(4):118-120. 被引量:21
  • 2Steyaert M S J,Sansen W M C.Power supply rejection ratio in operational trans-conductance amplifiers[J].IEEE Trans Circuits and Systems,1990,37(9):1077-1080.
  • 3Allen P E,Holberg D R.CMOS analog circuit design[M].2nd Ed.New York,USA:Oxford University Press,2002.313-315.
  • 4Razavi B.模拟CMOS集成电路设计[M].陈贵灿.西安:西安交通大学出版社,2002.
  • 5Zeki A,Kuntman H.Accurate and high output impedance current mirror suitable for CMOS current output stages[J].Electronics Letters,1997,33(12):1042-1043.
  • 6Gupta V,Rincon-Mora G A,Raha P.Analysis and design of monolithic,high PSRR linear regulators for SOC applications[A].Proc IEEE Int SOC Conf[C].Santa Clara,CA,USA.2004.311-315.
  • 7Tesch B J,Pratt P M,Bacrania K,et al.14b 125 MSPS digital-to-analog converter and bandgap voltage reference in 0.5μm CMOS.Proc of the IEEE 1999 ISCAA'99,Orlando,FL,USA,1998:452
  • 8He Jie,Zhu Zhen,Wang Tao,et al.A bandgap reference with temperature compensation and improved PSRR.Journal of Fudan University,2001,40(1):86(in Chinese)[何捷,朱臻,王涛,等.一种具有温度补偿、高电源抑制比的带隙基准源.复旦大
  • 9Leung K N,Mok P K T.A Sub-1-V 15-ppm/℃ CMOSbandgap voltage reference without requiring low threshold voltage device.IEEE J Solid-State Circuits,2002,37(4):526
  • 10Boni A.Op-Amps and startup circuits for CMOS band-gap references with near 1-V supply.IEEE J Solid-State Circuits,2002,37(10):1339

共引文献47

同被引文献24

  • 1郑浩,叶星宁.一种低压CMOS带隙电压基准源[J].微电子学,2005,35(5):542-544. 被引量:6
  • 2H.S Kuok.An improved bandgap reference with high power supply rejection.ISCAS,2002,5:V833-V836.
  • 3Razavi,B.模拟CMOS集成电路设计[M].陈贵灿译.西安:西安交通大学出版社,2002.458-462.
  • 4LEE I,KIM G,KIM W.Exponential curvature-compensa-ted BiCMOS bandgap references[J].IEEE J Sol Sta Circ,1994,29:1396-1403.
  • 5WANG Hong-yi,LAI Xin-quan.A piecewise-linear com-pensated bandgap reference[J].Chinese Journal of Semi-conductors,2004,25(7):772-776.
  • 6BROKAW P.A simple three-terminal IC bandgap reference[J].IEEE J Sol Sta Circ,1974,SC-9:388-393.
  • 7WANT R. An introduction to RFID technology [J]. IEEE Pervasive Computing, 2006, 5(1): 25-33.
  • 8LIY, WAN XD, SONG ZT, et al. A phase change memory device fabrication technology using Siz Sbz Te6 for low power consumption application E J 1. ECS Trans, 2011, 34(1): 1053-1057.
  • 9JUN Y, KI W-H, TSUI C-Y. Analysis and design strategy of UHF micro-power CMOS rectifiers for micro-sensor and RFID applications [J]. IEEE Trans Circ Syst, 2007, 54(1): 153-166.
  • 10YASUDA T, YAMAMOTO M, NISHI T. A power- on reset pulse generator for low voltage applications I-C // IEEE Int Syrup Circ Syst. Sydney, Australia. 2001, 4: 599-601.

引证文献4

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部