期刊文献+

多输出外部反馈型LFSR均匀分布随机数生成器的分析与设计 被引量:6

Multi-output Fibonacci Type LFSR Based Uniform Random Number Generator:Design and Analysis
下载PDF
导出
摘要 本文系统地分析了多输出外部反馈LFSR方法产生均匀分布随机数的工作原理、变换矩阵的特点、产生随机数的周期以及LFSR的级数选择等问题,并提出了基于多输出外部反馈LFSR方法设计均匀分布随机数生成器的具体步骤。本文在Xilinx Vertex Ⅳ FPGA上设计实现的23级16位输出的LFSR型均匀分布随机数生成器仅消耗了36个Slices资源和23个Flip Flops资源,工作频率可以达到993MHz,相对于多LFSR复用的实现方式,节约了90%以上的硬件资源。并且,该生成器产生的随机数可以通过K-S检测方法的质量评估。 Firstly, we analyze the principle of the multi-output Fibenacci type LFSR method, including the characteristics of the transformation matrix, the period of the output random numbers and the selection of the number of the stages. Then, we give the design procedure of how to design a multi-output Fibonacci type LFSR based uniform random number generator (URNG). Finally, we design a 16-output-of-23-stages LFSR based URNG which occupies only 36 slices and 23 flip flops and whose frequency is as high as 993MHz. Compared to multi LFSRs based URNG, our design saves more than 90% hardware devices. At last, we evaluate the quality of the generated random numbers with K-S method and get very good result.
出处 《计算机工程与科学》 CSCD 北大核心 2009年第A01期80-83,共4页 Computer Engineering & Science
基金 国家863计划资助项目(2009AA01Z124) 长江学者和创新团队发展计划资助项目
关键词 随机数生成器 多输出LFSR FPGA random number generator multi-output LFSR FPGA
  • 相关文献

参考文献7

  • 1张平文,李铁军.数值分析[M].北京:北京大学出版社,2007:209-225.
  • 2Banks S, Beadling P, Ferenez A. FPGA Implementation of Pseudo Random Number Generators for Monte Carlo Methods in Quantitative Finance[C]//Proc of International Conference on Reeonfigurable Computing and FPGAs, 2008:271- 276.
  • 3Lee D U, Luk W, Villasenor J D, et al. A Gaussian Noise Generator for Hardware-based Simulations[J].IEEE Trans on Computers, 2004,53(12) : 1523-1534.
  • 4Lee D U, Villasenor J D, Luk W, et al. A Hardware Gaussian Noise Generator Using the Box-Muller Method and Its Error Analysis[J]. IEEE Trans on Computers, 2006,55(6) : 659-671.
  • 5Lee D U, Luk W, Villasenor J D, et al. A Hardware Gaussian Noise Generator Using the Wallace Method[J]. IEEE Trans on Very Large Scale Integration (VLSI) Systems, 2005,13(8) : 911-920.
  • 6Thomas D B, Luk W. FPGA-Optimised High-Quality Uniform Random Number Generators[C]//Proc of the 16th Int' l ACM/SIGDA Syrup on Field Programmable Gate Arrays, 2008 : 235-244.
  • 7Chu P P, Jones R E. Design Techniques of FPGA Based Random Number Generator[C]//Proc of Annual Military and Aerospace Applications of Programmable Devices and Technologies Conf, 1999 : 28-30.

共引文献16

同被引文献31

引证文献6

二级引证文献16

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部