期刊文献+

采用路径搜索的并行RS编码器IP自动生成方法 被引量:1

Automatic generation of parallel RS encoder IP based on datapath search method
下载PDF
导出
摘要 根据RS编码器的特点,提出了一种可以实现任意编码多项式、任意并行倍数的并行RS编码器IP的自动生成方法。该方法基于并行计算中数据路径的自动搜索求得编码矩阵,生成有限域运算电路,从而使得编码器所有HDL代码可以由软件自动生成。设计了一款9倍并行RS(255,223)码编码器,综合结果表明:结合门级优化策略,所生成的并行编码器使用资源较少,且电路工作频率相对原始单倍处理电路基本保持不变。 Parallel encoders are often used in fiber communication networks, This study introduced an automatic generation method for parallel Reed-Solomon(RS) code encoder Intellectual Property(IP) based on the automatic searching for datapath in parallel computation and auto-generation of the Gaolis computation circuit. The uniform structure made its HDL codes easily generated by software. The synthesis result of the designed 9*parallel RS(255,223) encoder showed that with gate-level optimization, this automatic implementation used less resources, and maintained the same working frequency with the original circuit.
出处 《信息与电子工程》 2010年第1期7-11,共5页 information and electronic engineering
关键词 知识产权 Reed—Solomon码 编码器 并行计算 路径搜索 Intellectual Property Reed-Solomon code encoder parallel implementation datapath searching
  • 相关文献

参考文献6

  • 1ParhiKK.VLSI数字信号处理系统-设计与实现[M].陈弘毅,等译.北京:机械工业出版社,2004.
  • 2Michael Sprachmann. Automatic Generation of Parallel CRC Circuits[J]. IEEE Design and Test of Computers, 2001,18(3): 108-114.
  • 3张军,王志功,胡庆生,肖洁.高速并行BCH(2184,2040)编码器的VLSI优化设计[J].电路与系统学报,2006,11(1):88-94. 被引量:4
  • 4Parhi K K. Eliminatin the Fanout Bottleneck in Parallel Long BCH Encoders[C]//2004 IEEE International conference on Communication. 2004,5:2611-2615.
  • 5Giuseppe Campobello,Giuseppe Patane,Marco Russo. Parallel CRC Realization[J]. IEEE TRANS ON COMPUTERS, 2003, 52(10):1312-1319.
  • 6Claudio Mucci,Luca Vanzolini,Hario Mirimin,et al. Implementation of Parallel LFSR-based Applications on an Adaptive DSP featuring a Pipelined Configurable Gate Array[C]//Design,test and automation. Europe 2008, 2008:1444-1449.

二级参考文献9

  • 1K K Parhi.Eliminating the fanout bottleneck in parallel long BCH encoders[J].IEEE Trans on Circuits and Systems,2004,3(51):512-516.
  • 2Katayama Y,Yamane T.Concatenation of interleaved binary/nonbinary block codes for improved forward error correction[A] In:Optical Fiber Communications Conference[C].2003.391-393.
  • 3KKParhi.VLSI 数字信号处理系统-设计与实现[M].北京:机械工业出版社,2003.119-147.
  • 4Pei T B,Zukowski C.High-speed parallel CRC circuits in VLSI[J].IEEE Trans on Communications,1992,4(40):653-657.
  • 5Sprachmann M.Automatic generation of parallel CRC circuits[J].Design & Test of Computers,IEEE,2001,3(18):108-114.
  • 6Campobello G.,Patane G.,Russo M.Parallel CRC realization[J].IEEE Trans on Computers,2003,10(52):1312-1319.
  • 7Murgai R.Efficient global fanout optimization algorithms[A].In:Design Automation Conference.Proceedings of the ASP-DAC 2001[C] 2001.571-576.
  • 8Chen Chun-Hong,Chi-Ying Tsui.Timing optimization of logic network using gate duplication[A].In:Design Automation Conference.Proceedings of the ASP-DAC '99[C].1999.233-236.
  • 9杨志勇,杨铸,肖定中.光纤通信中级联码的码型[J].通信学报,2004,25(2):82-88. 被引量:14

共引文献4

同被引文献6

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部