摘要
作为第三代频率合成技术,直接数字频率合成器具有显著的优点并得到广泛的应用。在此结合数字ASIC设计流程,利用流水线技术和函数对称性性质,设计并实现一个优化的DDS电路。从系统结构划分到自动布局布线,逐步介绍各个设计阶段的目的、使用软件及设计要点。经过分析,最终得到的DDS电路能够运行在150 MHz系统时钟下,并且具有较小的面积,满足设计要求。
As the third generation frequency synthesizer,Direct Digital Synthesizer（DDS） has been widely used due to its many significant advantages. An optimized DDS based on digital ASIC design flow is designed and implemented by using the pipeline technology and the symmetry character of a few functions. The design steps from the structure divide to the auto placement and route are given out in detail, and each involves in the design purpose, software in use and design points. Theoretical results show that the proposed DDS has advantages of small size and can run at 150 MHz clock frequency,which meets requirement of the design.
出处
《现代电子技术》
2010年第6期12-15,共4页
Modern Electronics Technique
