期刊文献+

时间交替ADC通道失配误差的LS法估计 被引量:15

Calculation of channel mismatch error in time-interleaved ADC system using least-squares method
下载PDF
导出
摘要 提出了一种基于最小二乘法的时间交替ADC通道失配误差估计方法。将时间交替ADC系统中的某个通道作为参考通道,利用参考通道的输出数据,通过滤波器插值获得非参考通道的理想输出数据。利用最小二乘法分别对非参考通道理想和实际的采样点进行拟合,结合时间交替ADC系统采样模型,对通道失配误差进行估计。仿真表明,即使在测试信号中含有谐波信号以及采样通道存在其他随机误差时,利用该方法仍然能将失配误差的计算准确度控制在±5%以内。最后,通过对实际高速数字化仪通道失配误差的测量证明了该方法的实用性。 Based on least-squares method, this paper presents a new approach for calculating channel mismatch errors of time-interleaved ADC system. Considering one channel as the reference channel, the output samples of the reference channel are interpolated to obtain the ideal samples of the other channels. Using least-squares method, the ideal samples and the actual samples of other channels are fitted by sine wave expressions, which are then combined with the sampling model of the time-interleaved ADC system to calculate the mismatch error of the time-interleaved system. Simulations and experiments demonstrate that the calculation accuracy of this method can be controlled within ±5%, even when there are harmonics in test signal and other random errors in sample channels. Finally, the practicability of the method is verified by the measurement results of channel mismatch errors of a high speed digitizer.
出处 《仪器仪表学报》 EI CAS CSCD 北大核心 2010年第5期1161-1166,共6页 Chinese Journal of Scientific Instrument
基金 国家自然科学基金(60772145)资助项目
关键词 时间交替ADC系统 通道失配误差 最小二乘法 time-interleaved ADC system channel mismatch error least-squares method
  • 相关文献

参考文献15

  • 1黄武煌,王厚军,曾浩.一种超高速并行采样技术的研究与实现[J].电子测量与仪器学报,2009,23(8):67-71. 被引量:30
  • 2POULTON K, NEFF R, SETTRBERG B, etal. A 20GS/s 8 b ADC with a 1MB memory in 0. 18 ixm CMOS[C]. Proceeding of IEEE Int. Solid-State Circuits Conf. 2003 (2) : 318-496.
  • 3刘治宇,林茂六.一种新颖的两通道混合滤波器组的设计原理[J].仪器仪表学报,2006,27(2):145-148. 被引量:6
  • 4KHOINI-POORFARD R, JOHNS D A. Time-interleaved oversampling convertors [J]. Electron. Lett. , 1993, 29 (19) : 1673-1674.
  • 5潘卉青,田书林,曾浩,叶芃.一种并行系统时基误差自适应估计方法[J].仪器仪表学报,2009,30(11):2268-2272. 被引量:11
  • 6潘卉青 田书林.一种噪声情况下多通道时间延迟误差估计方法.仪器仪表学报,2008,29(4):252-255.
  • 7张昊,师奕兵,王志刚.时间交替ADC系统的一种动态误差补偿方法[J].仪器仪表学报,2009,30(11):2279-2284. 被引量:4
  • 8PETRAGLIA A, MITRA S. Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer [ C ]. IEEE Trans. Instrum. Meas. 1991 , 40 (10) :831-835.
  • 9VOGEL C. The impact of combined channel mismatch effects in time-interleaved ADCs [ C]. IEEE trans. Instrum. Meas. ,2005,54(2) :415-427.
  • 10GUSTAVSSON M, TAN N N. A global passive sampling technique for high-speed switched-capacitor time-inter- leaved ADCs [ C ]. IEEE Transactions on Circuits and Systems-Ⅱ: Analog and Digital Signal Processing, vol. 47, no. 9,Sept. 2000:821-831.

二级参考文献37

  • 1王辰.2Gsps高速数据采集系统关键技术的研究[D].成都:电子科技大学,2007:15-17.
  • 2向川云.一种并行架构的数字存储示波器研究与设计[D].成都:电子科技大学,2009:6-12.
  • 3CUSTODIO F M, VICTOR M G M, CLEMONCIO F M C, et al. A fundamental data acquisition saving block[C]. Puerto Rico:2005 IEEE Nuclear Science Symposium Conference Record, 2005, N14-139: 685-686.
  • 4BEGES G, PUSNIK I, BOJKOVSKI J, et al. Data acquisition module with large number of input[C]. USA:IEEE Instrumentation and Measurement Technology Conference, 2002: 1749-1752.
  • 5ZENG H, WANG H, YE P. Research on the Technology of High-Speed Large-Capacity Data Storage in DSO[A]. Chengdu:ICEMI'2007: 210-213.
  • 6JOHNSON H,GRAHAM M.高速数字设计[M].沈立,朱来文,译.北京:电子工业出版社,2008:294-299.
  • 7JENQ Y C. Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers[J]. IEEE Transactions on Instrumentation and Measurement, 1988,37(2):245-251.
  • 8MITRA S K, PETRAGLIA A. Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer[J]. IEEE Transactions on Instrumentation and Measurement, 1991,40(5):831-835.
  • 9JENQ Y C. Digital spectra of nonuniformly sampled signals-Ⅱ: Digital look - up tunable sinusoidal oscillators [J]. IEEE Transactions on Instrumentation and Measurement, 1998,37(3):358-362.
  • 10JIN H W, LEE E K F. A digital-background calibration technique for minimizing timing-error effects in time- interleaved ADCs[J]. IEEE Transactions on Circuits and Systems, 2000,47(7):603-613.

共引文献41

同被引文献108

引证文献15

二级引证文献178

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部