期刊文献+

非规则栅结构PD CMOS/SOI器件SPICE模型参数分析

SPICE Model Parameter Analyses for PD CMOS/SOI with Nonrectangular Gate Layout
原文传递
导出
摘要 针对抗辐照设计中特殊非规则条栅栅结构的CMOS/SOI器件,分析其SPICE模型参数,对源漏电阻、电容、体接触电阻等其他模型参数作出调整,建立非标准器件的完整精确模型。设计制作了多种不同非标准栅结构的PD CMOS/SOI晶体管,并采用新的SPICE模型参数来模拟这些器件。模拟数据和试验数据具有很好的一致性,证明所建立的模型具有较高精度,适合抗辐照电路设计应用。 SPICE model parameters for CMOS/SOI devices with nonrectangular gate in radiation hardened design were analyzed.Adjustments were made on other model parameters,such as source/drain resistance,capacitance and body contact resistance,and a complete and accurate model was established for those nonrectangular gate devices.PD CMOS/SOI transistors with different nonrectangular gate were designed and simulated with the new SPICE model parameters.Simultated results were in accordance with experimental data,which indicated that the proposed model had higher accuracy and was applicable for radiation hardened circuits.
作者 贺威 张正选
出处 《微电子学》 CAS CSCD 北大核心 2010年第3期411-415,共5页 Microelectronics
关键词 非规则栅 绝缘体上硅 SPICE模型 体接触 Nonrectangular gate SOI SPICE model Body contact
  • 相关文献

参考文献8

  • 1MARTIN M N,STROHBEHN K.Analog rad-hard by design issues[C] // NASA Symp VLSI Design.Coeur d'Alene.2003:28-29.
  • 2CORBIN L,GEORGE S,RUE L.Accurate SPICE models for CMOS analog radiation hardness by design[J].IEEE Trans Nucl Sci,2005,52(6):2542-2549.
  • 3曹寒梅,杨银堂,朱樟明,刘莉.短沟道SOI MOSFET栅结构研究与进展[J].微电子学,2005,35(2):180-184. 被引量:1
  • 4彭力,洪根深.部分耗尽SOIMOSFET中的浮体效应[J].微电子学,2005,35(6):597-599. 被引量:3
  • 5GIRALDO A,PACCAGNELLA A,MINZONI A.Aspect ratio calculation in n-channel MOSFETs with a gate-enclosed layout[J].Sol Sta Elec,2000,44(7):981-989.
  • 6ALLEN P E,HOLBERG D R.CMOS analog circuit design[M].New York:Oxford,2002:59-69.
  • 7姜凡,尹雪松,刘忠立.一个实用的部分耗尽SOI器件体接触仿真模型[J].微电子学,2005,35(2):138-141. 被引量:1
  • 8SU P,FUG S K H,ASSADERA F,et al.A body-contact SOI MOSFET model for circuit simulation[C] // IEEE Int SOI Conf.Rohnert Park,USA.1999:50-51.

二级参考文献26

  • 1Hari A. FinFET-current research issues[EB/OL]. http:// shay.ecn.purdue.edu/~ee612/2003fp.
  • 2Yeh P C, Fossum J G. Viable deep-submicron FD/SOI CMOS design for low-voltage applications[A].Proc 1994 IEEE Int SOI Conf[C]. Florida Univ Gainesville, FL, USA. 1994. 23-24.
  • 3武国英[译].SOI技术: 21世纪的硅集成技术[M].北京: 科学出版社,1993..
  • 4Chau R, Doyle B, Kavalieros J, et al. Advanced depleted-substrate transistors: single-gate, double-gate and tri-gate[EB/OL].http://ftp.uos.ac.kr/p/vendor/intel /research /silicon.
  • 5Chen Q, Bowman K A, Harrell E M, et al. Modeling the scaling limits of double-gate MOSFETs with physics-based compact short-channel models of threshold voltage and subthreshold swing[J].IEEE Circ & Dev Mag, 2003,19 (1):28-34.
  • 6Fossum J G, Ge L-X, Chiang M-H. Speed superiority of scaled double-gate CMOS[J]. IEEE Trans Elec Dev, 2002, 49(5):808-811.
  • 7Doyle B, Boyanov B, Datta S, et al. Tri-gate fully-depleted CMOS transistors: fabrication, design and layout[EB/OL].http://ftp.uos.ac.kr/p/vendor/intel/research/silicon.
  • 8Chan W-C, Chan C-H. High performance gate-all-around devices using metal induced lateral crystallization[A].2000 IEEE Int SOI Conf[C].Hong Kong Univ of Sci & Technol, China.2000.112-113.
  • 9Collinge J P, Gao M H, Romano A, et al. Silicon-on-insulator "gate-all-around" MOS device[A].SOS/SOI Technol Conf[C].1990.137-138.
  • 10Miyamoto S, Maegawa S, Maeda A, et al. High performance gate-all-around TFT(GAT) For high-density, low-vlotage-operation, and low-power SRAMs[A]. Proc Technical Papers 1997 Int Symp VLSI Technol, Syst, and Appl[C].1997. 128-132.

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部