期刊文献+

亚微米PD CMOS/SOI工艺及H栅单边体引出研究

Study on Submicron PD CMOS/SOI Technology and H-Gate Unilateral Body Contact
原文传递
导出
摘要 研究开发了0.4μm PD CMOS/SOI工艺,试制出采用H栅双边体引出的专用电路。对应用中如何克服PD SOI MOSFET器件的浮体效应进行了研究;探讨在抑制浮体效应的同时减少对芯片面积影响的途径,对H栅双边体引出改为单边体引出进行了实验研究。对沟道长度为0.4μm、0.5μm、0.6μm、0.8μm的H栅PD SOI MOSFET单边体引出器件进行工艺加工及测试,总结出在现有工艺下适合单边体引出方式的MOSFET器件尺寸,并对引起短沟道PMOSFET漏电的因素进行了分析,提出了改善方法;对提高PD CMOS/SOI集成电路的设计密度和改进制造工艺具有一定的指导意义。 A 0. 4-μm partially depleted (PD) CMOS/SOI process was developed, and an ASIC with H-gate bilateral body contact was fabricated using this technology. H-gate unilateral body contact was investigated to reduce adverse impact on chip area while suppressing floating-body effect in PD SOI MOSFET. H-gate PD SOl MOSFETs with channel lengths of 0. 4μm, 0. 5μm, 0. 6 μm and 0. 8μm were fabricated, respectively, using unilateral body contact. MOSFET sizes suitable for unilateral body contact using existing process were worked out. Methods to reduce leakage current of PMOSFETs were proposed, based on analysis of leakage current of short-channel MOS- FET.
出处 《微电子学》 CAS CSCD 北大核心 2010年第3期448-453,共6页 Microelectronics
关键词 亚微米工艺 H栅 PDCMOS/SOI 浮体效应 单边体引出 Sub-micron technology H-gate PD CMOS/SOI Floating-body effect Unilateral body contact
  • 相关文献

参考文献8

  • 1彭力,洪根深.部分耗尽SOIMOSFET中的浮体效应[J].微电子学,2005,35(6):597-599. 被引量:3
  • 2刘新宇,孙海峰,陈焕章,扈焕章,海潮和,刘忠立,和致经,吴德馨.部分耗尽CMOS/SOI工艺[J].Journal of Semiconductors,2001,22(6):806-810. 被引量:1
  • 3石广源,王莉,宋哲,永福,张丽,王芳.SOI自对准硅化钛工艺研究[J].辽宁大学学报(自然科学版),2005,32(3):257-259. 被引量:1
  • 4王万业,徐征,刘逵.亚微米CMOSIC中自对准硅化物工艺的研究[J].微电子学,2002,32(5):355-356. 被引量:1
  • 5KUO J B,LIN S-C.Low-voltage SOI CMOS VLSI devices and circuits[M].New York:John Wiley & Sons,2001:59.
  • 6HORIUCHI M,TAMURA M.BESS:a source structure that fully suppresses the floating body effects in SOI CMOSFET's[J].IEEE Trans Elec Dev,1998,45(5):1077-1083.
  • 7CHANG D.Efficacy of Ar in reducing the kink effect on floating-body NFD/SOI CMOS[C] // Proc IEEE Int SOI Conf.1998:155-156.
  • 8OHNO T.Suppression of the parasitic bipolar effect in ultra-thin-film nMOSFET's/SIMOX by Ar ion implantation into source/drain regions[C] // IEDM Tech Dig.1995:627-628.

二级参考文献19

  • 1郝好山,张献图.SOI技术的现状、趋势和挑战[J].河南教育学院学报(自然科学版),2000,9(2):25-27. 被引量:1
  • 2孙海峰 刘新宇.PBL隔离技术的研究.第十一届全国半导体集成电路/硅材料学术会论文集[M].,1999.227-230.
  • 3饶祖刚 路红刚.双层金属布线工艺通孔侧壁生成物对策.第十一届全国半导体集成电路/硅材料学术会论文集[M].,1999.255-258.
  • 4[1]Ohguro T,Nakamura S,Koike M,et al. Analysis of resistance behavior in Ti- and Ni-salicided polysiliconfilms[J]. IEEE Trans Elec Dev,1994; 41(12): 2305-2317.
  • 5[2]Wakabayashi H,Matsuki T,Saito Y,et al. Low-resistance TiSiO2 formation by controlling Si surface condition for deep-submicrometer CMOS[A]. Ext Abst of Int Conf Solid State Devices and Mater [C]. 1994.622-624.
  • 6[3]Scott D B,Chapman R A,Wei C,et al. Mo-and Ti-silicided low-resistance shallow junction formed using the ion implantation through the metal technigue [J].IEEE Trans Elec Dev,1987;34(3): 562-566.
  • 7[4]Lu C Y,Sung J M,Liu R,et al. Process limitation and device design tradeoffs of self-aligned TiSi2 junction formation of Submicrometer CMOS devices [J]. IEEE Trans Elec Dev,1991: 38(2):.246-254.
  • 8M R Baklanov. Application of HF solutions for the clearning of TiSi2 surface [ J ], Materials for Advanced Metallization, 1997 : 110 - 112.
  • 9饶祖刚,第11届全国半导体集成电路/硅材料学术会议论文集,1999年,255—258页
  • 10孙海峰,第11届全国半导体集成电路/硅材料学术会议论文集,1999年,227—230页

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部