期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

CMOS负阻单元逻辑电路及其发展前景 被引量：2

Logic Circuits Composed by CMOS NDR Elements and Their Development Prospect
原文传递
导出
摘要 在回顾了多值逻辑(MVL)电路的优点、分析了共振隧穿器件(RTD)电路的特点和比较了各种类型负阻器件性能的基础上,提出了利用CMOS型负阻单元作为基础性器件设计并实现CMOS型逻辑电路的新概念,并指出了此研究领域的几个重点研究内容和方向。 Based on the review of the advantages of the multiple-valued logic（MVL）electronic circuits,the analysis of the resonant tunneling device（RTD）circuits features and the comparisons of various negative differential resistance（NDR）devices,the new design and realization concepts of logic circuits by using the CMOS NDR element as a basic device were proposed.And some key research subjects and directions in these areas were indicated.
作者 郭维廉 牛萍娟 李晓云 刘宏伟 谷晓 毛陆虹 张世林 陈燕 王伟
机构地区 天津工业大学信息与通信工程学院 天津大学电子信息工程学院 中国科学院半导体研究所
出处 《微纳电子技术》 CAS 北大核心 2010年第8期461-469,506,共10页 Micronanoelectronic Technology
关键词 CMOS工艺 多值逻辑(MVL) 共振隧穿器件(RTD) 负阻器件 逻辑电路设计 自锁特性 CMOS process multiple-valued logic（MVL） resonant tunneling device（RTD） negative differential resistance（NDR）device design of logic circuits self-latching
分类号 TN313.2 [电子电信—物理电子学] TN312.2 [电子电信—物理电子学]
  • 相关文献

参考文献5

二级参考文献11

  • 1郭维廉,牛萍娟,苗长云.共振隧穿器件及其集成技术发展趋势和最新进展[J].微纳电子技术,2005,42(7):298-304. 被引量：3
  • 2郭维廉.共振隧穿器件概述——共振隧穿器件讲座(1)[J].微纳电子技术,2005,42(9):398-404. 被引量：6
  • 3MAEZAWA K, AKEYOSHI T, MIZUTANI T. Functions and applications of monostable-bistable transition logic elements (MOBILE'S) having multiple-input terminals [J] . IEEE Trans on Electron Devices, 1994, 41 (2): 148.
  • 4ARAI K, MATSUZAKI H, MAEZAWA K, et al. Static frequency divider featuring reduced circuit complexity by utilizing resonant tunneling diodes in combination with HEMT's [J] .IEEE Electron Device Letters, 1997, 18 (11): 544.
  • 5BROWN E R, SODERSTROM J R, PARKER C D, et al.Oscillations up to 712 GHz in InAs/AlSb resonant-tunneling diodes [J] . Appl Phys Lett, 1991, 58 (20): 2291.
  • 6WAGT J P A V D, SEABAUGH A C, BEAM E A, et al.RTD/HFET low standby power SRAM gain cell [J] . IEEE Electron Device Letters, 1998, 19 (1): 7.
  • 7CHEN K J, NIU G F. Logic synthesis and circuit modeling of a programmable logic gate based on controlled quenching of series-connected negative differential resistance device [J] .IEEE Journal of Solid-State Circuits, 2003, 38 (2): 312.
  • 8MEAZAWA K, MIZUTANI T. A new resonant tunneling logic gate employing monostable-bistable transition [J] . Jpn J Appl Phys, 1993, 32: L42-L44.
  • 9MATHEWS R H, SAGE J P, SOLLNER T C L, et al. A new RTD-FET logic family [J] . Proceedings of the IEEE,1999, 87 (4): 596.
  • 10[美]马勒(Muller,R·S·),[美]卡明斯(Kamins,T·I·) 著,孙彦卿.集成电路器件电子学[M]科学出版社,1985.

共引文献6

同被引文献18

  • 1Chen S L, Griffin P B, Plummer J D. Negative differ- ential resistance circuit design and memory applica- tions [J]. IEEE Transactions on Electron Devices, 2009,56(4) : 634-640.
  • 2Halupka D, Huda S, Song W, et al. Negative-resis- tance read and write schemes for STT-MRAM in 0.13 tm CMOS [C]. Proceedings of IEEE International Solid State Circuits Conference Digest of Technical, San Francisco, USA, 2010: 256-257.
  • 3Ghadiri A, Moez K. A dual-band CMOS VCO for au- tomotive radar using a new negative resistance circuit- ry[C]. Proceedings of IEEE International Midwest Symposium on Circuits and Systems, Napa Valley, Seattle, WA, USA, 2010:453-456.
  • 4LiY F, Kaneko T, Hatakeyama R. High-performance negative differential resistance behavior in fullerenes encapsulated double-walled carbon nanotubes[J].Journal of Applied Physics, 2009,106 (12) : 124316-1- 6.
  • 5Ren Hao, Li Quanxiang, Luo Yi, et al. Graphene nanoribbon as a negative differential resistance device [J].Applied Physics Letters, 2009,94 (17) : 173110- 1-3.
  • 6Guo Weilian, Wang Wei, Niu Pingjuan, et al. CMOS-NDR transistor [C]. Proceedings of 9th IEEE International Solid "State and Integrated Circuit Tech- nology, Beijing, China, 2008:92-95.
  • 7Duane R, Mathewson A, Concannon A. Bistable gat- ed gipolar device [J]. IEEE Electron Device Letters, 2003,24(10) :661-663.
  • 8Cheng X, Duane R. A comprehensive study of bistable gated bipolar device [J]. IEEE Transactions on Electron Devices, 2006,53(10) :2589-2597.
  • 9GAN K J, TSAI C S, CHEN Y W, et al. Voltage- controlled multiple-valued logic gate design using nega- tive differential resistance devices[J]. Solid-State Elec- tronics, 2010,54(12) : 1637-1640.
  • 10BEREZOWSKI K S, VRUDHULA S B K. Multiple-val- ued logic circuits design using negative differential resist- ance devices[C]//37th International Symposium on Multi- pie-Valued Logic. Oslo: IEEE CS,2007:24-30.

引证文献2

微纳电子技术
2010年 第8期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部