期刊文献+

基于半扩展规则的定理证明方法 被引量:7

Theorem Proving Algorithm Based on Semi-Extension Rule
下载PDF
导出
摘要 自动定理证明一直是人工智能领域中最重要的问题之一,基于归结的方法是通过推出空子句的方法来判定子句集的可满足性.基于扩展规则的定理证明方法在一定意义上是和归结原理对偶的方法,是通过子句集能否推导出所有极大项组成的子句集来判定可满足性.通过对扩展规则的研究给出了半扩展规则的概念,并提出了基于半扩展规则的定理证明算法SER.然后分析及证明了该算法的正确性、完备性和复杂性.实验结果表明,算法SER的执行效率较基于归结的有向归结算法DR和基于扩展规则算法IER,NER有明显的提高. The classical NP-complete problem of ATP (automated theorem proving) has seen much interest in not just the theoretical computer science community, but also in areas where practical solutions to this problem which enable significant practical applications. However, NP-completeness does not exclude the possibility of finding algorithms that are efficient enough for solving many interesting satisfiability instances. These instances arise from many diverse areas many practical problems in AI planning, circuit testing and verification for instance. ATP has always been one of the central concerns of AI, and resolution-based TP is to try to deduce the empty clause to check satisfiability. While the extension-rule-based TP proceeds inversely to resolution, which checks the satisfiability by deducing the set of clauses consisting of all the maximum terms. Scholars have investigated the extension-rule method. For example, Murray has applied the extension rule to the generation of the target language based on the knowledge compilation, and achieved good results. After a deep investigation on the extension rule, the concept of semi-extension rule is proposed. Based on the above work, a semi-extension-rule-based theorem proving algorithm so-called SER is present. Moreover, the approach's soundness, completeness and complexity are analyzed and proved. Finally, results show that the efficiency of algorithm SER is highly improved, which obviously outperforms both the directional resolution algorithm DR and the extension-rule-based algorithms IER and NER.
出处 《计算机研究与发展》 EI CSCD 北大核心 2010年第9期1522-1529,共8页 Journal of Computer Research and Development
基金 国家自然科学基金重大项目(60496320 60496321) 国家自然科学基金项目(60973089 60773097 60873148) 吉林省科技发展计划基金项目(20060532 20080107) 欧盟合作项目(155776-EM-1-2009-1-IT-ERAMUNDUS-ECW-L12) 吉林大学研究生创新计划基金项目(20080242 20100026)
关键词 定理证明 命题逻辑 半扩展规则 可满足性问题 归结 theorem proving propositional logic semi-extension rule satisfiability problem resolution
  • 相关文献

参考文献30

  • 1Kautz H,Selman B.Unifying SAT-based and graph-based planning[C] //Proc of the 16th Int Joint Conf on Artificial Intelligence (IJCAI-99).San Francisco:Morgan Kaufmann,1999:318-325.
  • 2Kautz H A.Deconstructing planning as satisfiability[C] //Proc of the 21st National Conf on Artificial Intelligence (AAAI-06).Menlo Park,CA:AAAI Press,2006:1524-1526.
  • 3Grastien A,Anbulagan A,Rintanen J,et al.Diagnosis of discrete-event systems using satisfiability algorithms[C] //Proc of the 22nd Conf on Artificial Intelligence (AAAI-07).Menlo Park,CA:AAAI,2007:305-310.
  • 4Grastien R J A.Diagnosability testing with satisfiability algorithms[C] //Proc of the 20th Int Joint Conf on Artificial Intelligence (IJCAI-07).Berlin:Springer,2007:532-537.
  • 5Robinson J A.A machine oriented logic based on the resolution principle[J].Computer Machine,1965,12(5):23-41.
  • 6孙吉贵,刘叙华.模态归结弱包含删除策略[J].计算机学报,1994,17(5):321-329. 被引量:6
  • 7孙吉贵,刘叙华.Cialdea一阶模态归结系统的不完备性及其改进[J].计算机学报,1995,18(6):401-408. 被引量:5
  • 8Dechter R,Rish I.Directional resolution:The Davis-Putnam procedure,revisited[C] //Proc of the 4th Int Conf on Principles of KR&R.San Francisco:Morgan Kaufmann,1994:134-14.
  • 9Oppacher F,Suen E.Controlling deduction with proof condensation and heuristics[C] //Proc of the 8th Int Conf on Automated Deduction.Berlin:Springer,1986:384-393.
  • 10Goré R,Nguyen L A.A tableau calculus with automaton-labeled formulae for regular grammar logics[C] //Int Conf on TABLEAUX.Berlin:Springer,2005:138-152.

二级参考文献32

  • 1孙吉贵,刘叙华.模态归结弱包含删除策略[J].计算机学报,1994,17(5):321-329. 被引量:6
  • 2WUXia SUNJigui LINHai FENGShasha.Modal extension rule[J].Progress in Natural Science:Materials International,2005,15(6):550-558. 被引量:7
  • 3孙吉贵,刘叙华.Cialdea一阶模态归结系统的不完备性及其改进[J].计算机学报,1995,18(6):401-408. 被引量:5
  • 4吴向军,姜云飞,凌应标.基于STRIPS的领域知识提取策略[J].软件学报,2007,18(3):490-504. 被引量:20
  • 5Fenkam p, Jazayeri M, Reif G. On methodogies for constructing correct event-based applications [C] //Proc of the 3rd Int Workshop on Distributed Event Based Systems. New York: Software Engineering. 2004:38-42
  • 6Satyaki D, David L D, Seungjoon P. Experience with predicate abstraction[C] //Proc of the 11th Int Conf on Computer-Aided Verication. New York: Springer, 1999: 160-171
  • 7Popovic M, Kovacevic V, Velikic I. A formal software verification concept based on automated theoremproving and reverse engineering [C] //Proc of the 9th Annual IEEE Int Conf on the Engineering of Computer-Based Systems. Los Alamitos, CA: IEEE Computer Sociaty, 2002:59-66
  • 8Hustadt U, Motik B, Sattler U. Reasoning in description logics with a concrete domain in the framework of resolution [C] //Proc of the 16th European Conf on Artificial Intelligence (ECAI 2004). Amsterdam: IOS Press, 2004: 353-357
  • 9Aitken J S, Reichgelt H, Shadbolt N. Resolution theorem proving in reified modal logics [J]. Journal of Automated Reasoning, 1994, 12(1): 103-129
  • 10Moser M, Ibens O, Ietz R, et al. SETHEO and ESETHEO-the CADE-13 systems [J]. Journal of Automated Reasoning, 1997, 18(2): 237-246

共引文献42

同被引文献50

  • 1WUXia SUNJigui LINHai FENGShasha.Modal extension rule[J].Progress in Natural Science:Materials International,2005,15(6):550-558. 被引量:7
  • 2Badawy W,Jullien G.System-on-Chip for Real Time Applications[M].Amsterdam,Netherlands:Kluwer Academic Publishers,2003.
  • 3IEEE Standard 1364.IEEE Standard Verilog Hardware Description Language[S].Los Alamitos,CA:IEEE Computer Society,2001.
  • 4Muraoka M,Nishi H,Morizawa R K.Design methodology for SoC architectures based on reusable virtual cores[C]//Proc of Asia and South Pacific Design Automation Conf 2004.Piscataway,NJ:IEEE,2004:256-262.
  • 5Miti(c) M,Stoj(c)ev M.An overview of on-chip buses[J].Facta Universitatis-series:Electronics and Energetics,2006,19(3):405-428.
  • 6IBM.The CoreConnec Bus Architecture[EB/OL].1999[2013-11-15].https://www-01.ibm.com/chips/techlib/techlib.nsf/techdocs/852569B20050FF77852569910050C0FB/MYMfile/crcon_wp.pdf.
  • 7Andrews J.Co-verification of Hardware and Software for ARM SoC Design[M].Oxford:Newnes,2004:89-94.
  • 8OpenCores Organization.Specification for the:WISHBONE System-on-Chip (SoC) interconnection architecture for portable IP cores Revision:B.4[S/OL].2010[2013-11-15].http://opencores.org/websvn,filedetails? repname =pif2wb&path =% 2Fpif2wb% 2Ftrunk% 2FPIF2WB UserManual.pdf.
  • 9Rudolf Usselmann.WISHBONE interconnect matrix IP core[S/OL].2002.[2013-11-15].http://opencores.org/websvn,filedetails? repname =wb_conmax&path=% 2Fwb_conmax%2Ftrunk % 2Fdoc% 2Fconmax.pdf.
  • 10Morawice A,Ubar R,Raik J.Cycle-based simulation algorithms for digital systems using high-level decision diagrams[C]//Proc of the 5th Design,Automation and Test in Europe Conf and Exhibition 2000.Piscataway,NJ:IEEE,2000:743.

引证文献7

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部