期刊文献+

一种高速RS码与LDPC级联码编码器设计及硬件实现 被引量:2

Design and Implementation of a Fast RS and QC-LDPC Cascade Encoder
下载PDF
导出
摘要 提出了一种高速RS+QC-LDPC级联码编码器,介绍了这种级联码在FPGA平台上的实现方法,并对其性能进行了评估.重点介绍了RS+QC-LDPC级联码的各种优化技术,如基于二次扩展的QC-LDPC编码方法,采用交织技术,合理的搭配RS码和QC-LDPC码的码长、码率以达到最好的性能.经过优化,级联码编码器的吞吐量可以达到2.25Gbit/s以上. In this paper,a novel design of RS+QC-LDPC cascade encoder is presented,furthermore,the based FPGA implementation of the encoder is introduced.The throughput of cascade encoder surpasses 2.25G bit/s with using several optimization techniques,such as duplex expansion QC-LDPC code,interleave coded and reasonable code length and code rate.
作者 施展
出处 《微电子学与计算机》 CSCD 北大核心 2010年第10期107-110,共4页 Microelectronics & Computer
关键词 级联码编码器 RS码 QC-LDPC码 cascade encoder RS code QC-LDPC code
  • 相关文献

参考文献7

  • 1Lin Shu. Error control coding[M].2nd ed. Boston: Prentice Hall, 2002.
  • 2Richardson T J, Urbanke R L. Efficient encoding of low- density parity-check codes[J]. IEEE Transactions on Information Theory, 2001,47(2) :638 - 656.
  • 3Reed L S, Solomon G. Polynomial codes of certain finite fields[J]. Society of Industrial and Applied mathematies, 1960(8) :300 - 304.
  • 4张晨.高吞吐量LDPC码编码构造及其FPGA实现[D].上海:上海交通大学,2009.
  • 5Zongwang Li, Lei Chen, Shu Lin. Efficient encoding of quasi- cyclic low- density parity- check codes[J]. IEEE Transactions on Communications, 2006,54 ( 1 ) : 71 - 81.
  • 6李刚,黑勇,仇玉林.一种准循环LDPC解码器的设计与实现[J].微电子学与计算机,2008,25(7):52-55. 被引量:6
  • 7张仲金,高明伦,沙金,李丽,董岚.基于自身可信度的低复杂度LDPC码位翻转解码算法[J].微电子学与计算机,2008,25(7):92-94. 被引量:2

二级参考文献12

  • 1徐华.LDPC码相关技术研究[J].微电子学与计算机,2005,22(3):178-180. 被引量:8
  • 2窦金芳,周诠.基于矩阵分块的LDPC码快速编码结构研究[J].微电子学与计算机,2007,24(1):166-168. 被引量:3
  • 3Gallager R G. Low- density parity checkcodes[M]. Cambridge, Massachusetts: M. I.T. press, 1963.
  • 4IEEE 802. 16e - 2005. IEEE Standard for Local and metropolitan area networks, Part 16: Air interface for Fixed and Mobile Broadband Wireless Access Systems[ S]. 2006 : 626 - 629.
  • 5Richardson T J, UrbankeRL. The capacity of low density parity check codes under message-passing decoding [J]. IEEE Transactions on Information Theory, 2001(IT - 47) : 599 - 618.
  • 6Fossorier M, Mihaljevic M,lmai H. Reduce complexity iterative decoding of low density parity check codes based on belief propagation[J ]. IEEE Trans On Commun, 1999 (47) :673 - 680.
  • 7Zhang T, Parhi K K. VLSI implementation-oriented (3, k) -reglJlar low-density parity check codes[C]//Proceeding IEEE Workshop on Signal Processing Systems. Minneapolis, Mirmesota University, 2001:25 - 36.
  • 8Gallager R G. Low density parity check codes [ J ]. IRE Trans. Inform. Theory, 1962(IT- 8) :21 - 28.
  • 9MacKay D J C, Neal R M. Near- Shannon - limit performance of low-density parity- check codes[ J ]. Electron. Lett., 1996(32) : 1645 - 1646.
  • 10Ming Jiang, Chunming Zhao. An improvement on the modified weighted bit flipping decoding algorithm for LDPC codes[J]. IEEE Commun. Lett., 2005, 9(9) :814- 816.

共引文献5

同被引文献12

引证文献2

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部