期刊文献+

提高雪崩击穿电压新技术──深阱终端结构 被引量:1

Deep Trench Termination-A New Technology for Improving Abalanche Breakdown Voltage
下载PDF
导出
摘要 研究了深阱终端结构提高击穿电压的原理,模拟分析了阱中介质、阱深、阱宽及阱表面场板对击穿电压的影响。结果表明,带有场极的深阱终端结构可以提高击穿电压到平行平面结的90%。同时,深阱终端结构在不减小散热面积的情况下,还大大减小了结面积,减小了漏电流,有助于改善器件的频率特性,提高器件的稳定性。 The principle of deep trench termination for improving the avalanche breakdown of thedevice is studied. The effects of trench's depth and width, the field plate, the dielectric used to fill trench onthe avalanche breakdown voltage are analyzed using MEDICI. The results indicate that deep trenchtermination with field plate increases avalanche breakdown voltage of that of the device to 90% of that ofthe parallel plane junction. Meanwhile, the structure helps increase the cut-off frequency, the dissipationpower and the device reliability by decreasing the actual junction area and the surface leaking current.
出处 《电子科技大学学报》 EI CAS CSCD 北大核心 1999年第3期259-261,共3页 Journal of University of Electronic Science and Technology of China
基金 四川省应用基础研究专项基金
关键词 深阱终端 雪崩击穿电压 介质 场板 结构 deep trench termination avalanche breakdown dielectric field plate
  • 相关文献

参考文献2

  • 1陈星弼,功率MOSFECT与高压集成电路,1988年
  • 2林昭炯,晶体管原理与设计,1979年

同被引文献9

  • 1邓兰萍,王纪民.LDMOS低功耗自恢复电平移位电路设计[J].Journal of Semiconductors,2005,26(10):2028-2031. 被引量:5
  • 2罗小蓉,李肇基,张波.可变低k介质层SOI LDMOS高压器件的耐压特性[J].Journal of Semiconductors,2006,27(5):881-885. 被引量:4
  • 3BASSIN C, BALLAN H, DEC1ERCQ M. High-voltage devics for 0.5 pm standard CMOS technology[J]. IEEE Electron Device Lett, 2000, 21(1): 40-42.
  • 4DIRIL A U, DHILLON Y S, CHATTERJEE A, et al. Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages[J]. IEEE Trans Very Large Scale Integr (VLSI) Syst, 2005, 13:1103-1107.
  • 5TRAN C, KAWAGUCHI H, SAKURAI T. Low-power high-speed level shifter design for block-level dynamic voltage scaling environment[C]//Integrated Circuit Design and Technology, International Conference. Texas: Institute of Electrical & Electronics Enginee, 2005.
  • 6D'ASCOLI F, BACCIARELLI L, MELANIA M, et al. Programmable and low-EMI integrated half-bridge driver in BCD technology[J]. Design, Automation and Test in Eurolpe, 2008, 11: 879-884.
  • 7FINCO S, TAVARES P, SANTOS P. A cost effective smart power approach with NMOS based blocks in standard CMOS technology[C]//Electronics, Circuits and Systems, 1998 IEEE International Conference. [S.I.]: IEEE, 1988.
  • 8肖建平.高压开关电源的拓扑研究[J].电子科技大学学报,2007,36(4):726-729. 被引量:5
  • 9李泽宏,李肇基,杨舰.横向高压DMOS单粒子辐照瞬态响应[J].电子科技大学学报,2004,33(2):149-153. 被引量:1

引证文献1

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部