期刊文献+

采用动态量化的低存储空间LDPC译码研究 被引量:5

Study on memory efficient LDPC decoding using dynamic quantization
下载PDF
导出
摘要 为存储、处理大量信息而导致译码器硬件复杂度较高是影响LDPC码广泛应用的主要原因。降低译码信息的量化位宽能有效降低译码器硬件复杂度。由于译码信息的绝对值在译码过程中不断增长,短量化位宽带来的有限量化范围会导致严重的饱和量化误差,影响译码性能。在量化位宽不变的情况下,通过逐渐降低信息量化的精度来实现信息量化范围的扩展。这种动态的量化方式能满足译码信息的绝对值不断增长的要求。为进一步适应不同噪声环境并减少量化精度降低带来的负面影响,这种动态量化方式以自适应的方式实现。仿真结果表明,自适应动态量化方式能以很小的译码性能损失,大幅减少译码器所需存储空间,简化硬件复杂度。 Hardware complexity of decoders,which is caused by storage and processing of massive information,is the major reason that encumbers LDPC codes from widely application.Reducing the quantization word length of decoding information can effectively decrease the hardware complexity.For the absolute value of information keeps increasing during decoding, short word length with finite quantization ranges will lead to serious saturation errors,which damages decoding performance. By gradually reducing the quantization precision,the quantization range can be expanded to meet the demand of changing of information.A dynamic quantization scheme is proposed to meet different noise environments and reduce the negative influence caused by quantization precision decreasing in a self-adaptive way.Results show that dynamic quantization scheme can greatly simplify the hardware complexity with very little lose of decoding performance.
出处 《计算机工程与应用》 CSCD 北大核心 2011年第10期106-109,117,共5页 Computer Engineering and Applications
基金 国家科技重大专项No.2009ZX03006-007-01 No.2009ZX03006-009~~
关键词 低密度奇偶校验码 层调度 量化 最小和算法 Low Density Parity Check Codes(LDPC) Turbo-Decode Message Passing(TDMP) quantization min-sum
  • 相关文献

参考文献7

  • 1Gallager R G.Low-density parity-check codes[D].Boston: MIT, 1963.
  • 2Arbor A.A comparison between the sum-product and the min-sum iterative detection algorithm based on density evolution[C]// Proceedings of Global Telecom Conference,2001,2: 1021-1025.
  • 3Mansour M M.A turbo-decoding message-passing algorithm for sparse parity-check matrix codes[J].IEEE Trans on Signal Processing, 2006,54( 11 ) : 4376-4392.
  • 4Chung S Y,Richardson T J.Analysis of sum product decoding of low-density parity-check codes using a Gaussian approximation[J].lEEE Trans on Information Theory, 2001, 47 ( 2 ) : 657-670.
  • 5Tanner R. M.A recursive approach to low complexity codes[J]. IEEE Trans on Information Theory, 1981,27(5):533-547.
  • 6Bao D, Xiang B, Zeng X Y.Programmable architecture for flexi-mode QC-LDPC decoder supporting wireless LAN/MAN applications and beyond[J].IEEE Trans on Circuits and Systems-l: Regular Papers, 2010,57 ( 1 ) : 125-138.
  • 7Ha J, Kim J.Rate-compatible puncturing of low-density paritycheck codes[J].IEEE Trans on Information Theory, 2004,50 (11 ) : 2824-2836.

同被引文献45

  • 1Gallager R G. Low-density Parity-check Codes[M]. Cambridge, USA: MIT Press, 1963.
  • 2Dong Guiqiang, Li Yanan. Candidate Bit Based Flipping Decoding Algorithm for LDPC Codes[C]//Proc. of Information Theory. Seoul, Korea: [s. n.], 2009.
  • 3Arbor A. A Comparison Between the Sum-product and the Min- sum Iterative Detection Algorithm Based on Density Evolu- tion[C]//Proc, of Global Telecom Conference. San Antonio, USA: [s. n.], 2001.
  • 4Mansour M M. A Turbo-decoding Message-passing Algorithm for Sparse Parity-check Matrix Codes[J]. IEEE Transactions on Signal Processing, 2006, 54(11): 4376-4392.
  • 5Tanner R M. A Recursive Approach to Low Complexity Codes[J]. IEEE Transactions on Information Theory, 1981, 27(5): 533-547.
  • 6Chung S Y, Richardson T J. Analysis of Sum Product Decoding of Low-density Parity-check Codes Using a Gaussian Approxi- mat/on[J]. IEEE Transactions on Information Theory, 2001, 47(2): 657-670.
  • 7Bao Dan, Xiang Bo, Shen Rui, et al. Programmable Architecturefor Flexi-rnode QC-LDPC Decoder Supporting Wireless LAN/ MAN Applications and Beyond[J]. 1EEE Transactions on Circuits and Systems-l, 2010, 57(1): 125-138.
  • 8Kazunori S, Tatsuyuki I. Partially-parallel LDPC Decoder Based on High-efficiency Message-passing Algorithm[C]//Proc. of Com- puter Design: VLSI in Computers and Processors. California, USA: [s. n.], 2005.
  • 9Gallager R.Low-density parity-check codes[J].IRE Trans on lnf Theory, 1962,8 ( 1 ) : 21-28.
  • 10Hocevar D.A reduced complexity decoder architecture via lay- ered decoding of LDPC codes[C]//Proc IEEE Workshop on Sig- nal Process Syst(SiPS),2004:107-112.

引证文献5

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部