期刊文献+

线性调频信号基于FPGA IP核的脉冲压缩设计 被引量:3

Design of LFM Pulse Compression Based on FPGA IP Core
下载PDF
导出
摘要 为实现线性调频信号的数字脉冲压缩,设计一个FPGA硬件平台,并着重提出一种基于FPGA IP核的脉冲压缩设计方法。针对脉冲压缩进行了理论分析和Matlab仿真,设计完成后对系统软、硬件进行了全面测试,并根据实测数据对脉冲压缩结果进行了分析。结果表明,该系统可实现1 024点的脉冲压缩功能,主副瓣比、主瓣宽度等指标与理论仿真结果一致。该方法的参数设置灵活,可以简化软件设计,缩短研发周期。 A hardware platform based on the field programmable gate array (FPGA) was designed to implement the digital pulse compression of LFM (Line Frequency Modulation) signal. The design method of pulse compression based on FPGA IP core is proposed in this thesis. The theoretical analysis and MATLAB simulation are performed for pulse compression. With the accomplishment of designs, a comprehensive evaluation test on system software and hardware was conducted, as well as analysis on result of pulse compression based real-time experimental data. The result shows that the system is capable to perform 102d-points pulse compression. The indexes of the amplitude ratio of main lobe to side lobe and mail lobe width are consistent with the result of theoretical simulation. The design method can conduct parameter setting flexibly, simplify software design and shorten the period of research and development.
作者 张旭 李巍
出处 《现代电子技术》 2011年第10期74-77,共4页 Modern Electronics Technique
关键词 FPGA IP核 脉冲压缩 MATLAB FPGA IP core pulse compression Matlab
  • 相关文献

参考文献10

  • 1ANDREN C F. Digital chirp demodulation [C]// Proceedings of the National Aerospace and Electronics Conference. Dayton, OH, USA: NAEC,1985: 35-40.
  • 2KOMARA M A, ANDREN C F. Digital chirp modulation[C]// Proceedings of the National Aerospace and Electronics Conference. Dayton, OH, USA: NAEC, 1985: 30-34.
  • 3童智勇.基于高速DSP的MTD雷达信号处理系统的研究[D].北京:北京理工大学,2001.
  • 4李方慧,龙腾,毛二可.基于TMS320C6201的并行高速实时数字脉冲压缩系统研究[J].电子学报,2001,29(9):1272-1275. 被引量:8
  • 5高俊峰.基于FPGA的数字脉冲压缩系统的研究[D].北京:北京理工大学,2003.
  • 6武剑辉.多波形频域数字脉冲压缩系统的研究[D].成都:电子科技大学,2002.
  • 7Xilinx Company. Fast Fourier Transform 3. 0 [EB/OL]. [2007-09-24]. http:// www. forums, xilinx, com.
  • 8Xilinx Company. Single-Port Block Memory 6.1 [EB/OL]. [2006-01-30]. http://www, xilinx, com.
  • 9Xilinx Company. Multiplier Generator 7. 0[EB/OL]. [2009-01-24]. http://www. xilinx. com/products.
  • 10熊吉,赵刚.基于FPGA的可变点数数字脉冲压缩处理器的实现[J].通信与信息技术,2008(3):110-112. 被引量:3

二级参考文献2

  • 1Kai Huang,Advanced Computer Architecture:Parallelism,Scalability,Programmability,1993年
  • 2林茂庸,雷达信号理论,1984年

共引文献8

同被引文献28

  • 1赵菁菁,蒋留兵,鲍胜荣.双通道数字脉冲压缩的FPGA实现[J].现代雷达,2008,30(4):72-74. 被引量:6
  • 2杨靓,黄巾,刘红侠,张可为,黄士坦.一种高效的FFT处理器地址快速生成方法[J].信号处理,2004,20(3):251-257. 被引量:6
  • 3苏涛,强生斌,吴顺君.数字正交采样和脉压的高效算法及实现[J].现代雷达,2001,23(1):39-41. 被引量:23
  • 4ANDREN C F. Digital chirp demodulation [ C]//Proceed-ings of the National Aerospace and Electronics Conference .Dayton,OH ,USA;NAEC,1985:35-40.
  • 5KOMARA M A, ANDREN C F. Digital chirp modulation[C]//Proceedings of the National Aerosp-ace and Electron-ics Conference. Dayton, USA: 1985: 30-34.
  • 6周国礼,欧建平,张军,等.数字解调与脉冲压缩系统的设计实现[C]//全国第4届信号和智能信息处理与应用学术会议.上海,中国,2010:101-104.
  • 7CUMMING I G,FRANK H.Wong.Digital Processing of Synthetic Aperture Radar Data:Algorithms and Implementation[M].Beijing:Publishing House of Electronics Industry,2007:1-65.
  • 8PATTI A,SEZAN M,TEKALP A.Super-Resolution video reconstruction with arbitrary sampling lattices and nonzero aperture time[J].IEEE Trans on Image Processing,1997,6(8):1064-1076.
  • 9李伟,孙进平,王俊,李少洪.一种基于FPGA的超高速32k点FFT处理器[J].北京航空航天大学学报,2007,33(12):1440-1443. 被引量:14
  • 10Andren C F. Digital chirp demodulation [ C ]. Proceedings of the National Aerospace and Electronics Conference. Dayton, OH, USA : NAEC, 1985:35-40.

引证文献3

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部