6YUKIHIRO I,TSUTOMU S, MUNEHIRO M.On designs of radix converters using arithmetic decompositions(binary to decimal converters)[J].IEEE the 37th International Symposium on Multiple-Valued Logic(ISMVL'07),2007,15(12): 1533-1544.
7BUFORD M.Guy Ⅲ.VLSI design of a custom ASIC using VHDL for Converting 12 bit binary to BCD[J].IEEE 1995.
8MUROGA S.VESI System Design[M].John Wiley & Sons, 1982 : 293-306.
9SASAO T.Radix converters(Complexity and implementation by LUT cascades)[J].35th International Symposium on Multiple Valued Logic, Calgary, Canada, May 19-21 , 2005 : 256-263.
10SASAO T.Analysis and synthesis of weightedsum functions[J].IEEE Trans.on CAD, 2006,25(5): 789-796.
