期刊文献+

数字信道化接收机高效结构的优化方法 被引量:4

Optimization of Channelized Digital Receiver
下载PDF
导出
摘要 在重叠一半的数字信道化接收机的基础上,提出了重叠因子的概念、推导并实现了在重叠因子任意的数字信道化接收机的高效结构。与重叠一半的数字信道化接收机相比,这个结构通过减小重叠因子使最大抽取因子至少提高了50%,从而大大减轻了对后续处理速度的要求。另外还探讨了重叠因子和系统运算量之间的关系,为重叠因子的选取提供了依据。最后,借助Matlab软件仿真,验证结论的有效性。 Based on the structure of the half overlap ployphase filtering channelized receivers,the overlap factor was put forward and the effective structure of channelized receivers adapting to any overlap factor was bring forward.Compared with the half overlap ployphase filtering channelized receivers,the maximum decimation factor was increased by more than fifty percent by decreasing the overlap factor.The relationship between overlap factor and system complexity and the standard for choice of the overlap factor are discussed.Finally the simulation results show the accuracy of the conclusion.
出处 《火力与指挥控制》 CSCD 北大核心 2011年第7期68-71,共4页 Fire Control & Command Control
关键词 信道化 重叠因子 多相滤波 WOLA结构 channelization overlap factor polyphase filtering.WOLA structure
  • 相关文献

参考文献6

二级参考文献20

  • 1付永庆,李裕.基于多相滤波器的信道化接收机及其应用研究[J].信号处理,2004,20(5):517-520. 被引量:44
  • 2蒋宗明,唐斌,吴伟.基于DFT滤波器组的多信号高效数字下变频[J].电子科技大学学报,2005,34(6):743-746. 被引量:5
  • 3HARRIS F, DICK C, RICE M.Digital receivers and transmitters using polyphase filter banks for wireless communications[J].IEEE Transactions on Microwave Theory and Techniques, 2003,51 (4) : 1395-1412.
  • 4TsuiJ 杨小牛译.宽带数字接收机[M].电子工业出版社,2002..
  • 5JamesTsui.宽带数字接收机[M].北京:电子工业出版社,2002..
  • 6Daniel R Zahirniak, David L Sharpin, Timothy W Fiehls.A hardware-efficient, multimte, digital channelized receiver architecture [J]. IEEE Transaction on aerospace and electronic systems, 1998, 34(1):137 - 151.
  • 7Timothy W Fields, David L Sharpin, James B Tsui. Digital channelized IFM receiver [M]. IEEE IWIT-S Digest,1994. 1667- 1670.
  • 8Steven M Kay. Statistically/Computationally Elficient Frequency Estimation[A]. Proc IEEE IEASSP[C]. IEEE,1988. 2292 - 2295.
  • 9TSUI J B, STEPHENS J P. Digital Microwave Receiver Technology [ J ]. Microwave Theory and Techniques, IEEE Transactions on,2002,50(3) :699 - 705.
  • 10ZAHIRNIAK D R, SHARPIN D L, FIELDS T W. A Hardware-Efficient, Muhirate, Digital Channelized Receiver Architecture[J]. Aerospace and Electronic Systems. IEEE Transactionson, 1998,34( 1 ) : 137 - 152.

共引文献69

同被引文献19

引证文献4

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部