Design of A 1.2 V Low-Power Clock Generator
Design of A 1.2 V Low-Power Clock Generator
出处
《半导体技术》
CAS
CSCD
北大核心
2011年第12期953-956,共4页
Semiconductor Technology
clock generator
phase-locked-loop
low consumption
low jitter
ring oscillator.
参考文献5
-
1HAJIMIRI A, LEE T H. Design issues in CMOS differential LC oscillators [ J ]. IEEE J Solid-State Circuits, 1999, 34:717-724.
-
2HAJIMIRI A, LEE T H. A general theory "of phase noise in electrical oscillators [ J ]. IEEE J Solid-State Circuits, 1998, 33: 179-194.
-
3LEE T H. The design of CMOS radio-frequency integrated circuits [ M]. Cambridge: Cambridge University Press, 2004:566 - 595.
-
4HUNG C M, FLOYD B A, PARK N. A fully integrated 5.35 GHz CMOS VCO and a prescaler [ J]. IEEE Trans Microwave Theory Teeh, 2001, 49 (1) : 17 -22.
-
5RAZAVI B. Design of analog CMOS integrated circuits [M]. New York: McGraw-Hill, 2001:532 -576.
-
1赵磊,杨银堂,朱樟明,刘帘羲.A clock generator for a high-speed high-resolution pipelined A/D converter[J].Journal of Semiconductors,2013,34(2):72-77. 被引量：1
-
2Jitendra Kanungo,S.Dasgupta.Performance analysis of a complete adiabatic logic system driven by the proposed power clock generator[J].Journal of Semiconductors,2014,35(9):97-103.
-
3郭海燕,陈早,张波,李肇基.An advanced monolithic digitalized random carrier frequency spread-spectrum clock generator for EMI suppression[J].Journal of Semiconductors,2010,31(6):128-128. 被引量：1
-
4张辉,杨海钢,王瑜,刘飞,高同强.A 270-MHz to 1.5-GHz CMOS PLL clock generator with reconfigurable multi-functions for FPGA[J].Journal of Semiconductors,2011,32(4):149-154.
-
5信号发生器[J].电子科技文摘,2002,0(10):84-84.
-
6基本电路[J].电子科技文摘,2006(3):33-33.
-
7宋焱,薛仲明,严鹏程,张珏颖,耿莉.A 0.6-V 8.3-ENOB asynchronous SAR ADC for biomedical applications[J].Journal of Semiconductors,2014,35(8):158-164.
-
8Xue LIU,Qing-xu DENG,Bo-ning HOU,Ze-ke WANG.High-speed,fixed-latency serial links with Xilinx FPGAs[J].Journal of Zhejiang University-Science C(Computers and Electronics),2014,15(2):153-160.
-
9李波,徐正平,李军,黄厚田,王德江.Design and implementation of high speed TDI CCD timing-driven circuits[J].Journal of Measurement Science and Instrumentation,2012,3(2):185-190.
-
10马俊,郭亚炜,吴越,程旭,曾晓洋.A 1-V 10-bit 80-MS/s 1.6-mW SAR ADC in 65-nm GP CMOS[J].Journal of Semiconductors,2013,34(8):162-171.
