OPTIMIZATION DESIGN METHOD FOR INPUT IMPEDANCE MATCHING NETWORK OF LOW NOISE AMPLIFIER 被引量：1

低噪声放大器输入阻抗匹配网络设计优化方法(英文)

下载PDF

导出

摘要 According to the theories of optimal noise match and optimal power match, a method for calculating the optimal source impedance of low noise amplifier （LNA） is proposed based on the input reflection coefficient S11. Moreover.with the help of Smith chart, the calculation process is detailed, and the trade-off between the lowest noise figure and the maximum power gain is obtained during the design of LNA input impedance matching network. Based on the Chart 0. 35-μm CMOS process, a traditional cascode LNA circuit is designed and manufactured. Simulation and experimental results have a good agreement with the theoretical analysis, thus proving the correctness of theoretical analysis and the feasibility of the method. 通过分析电路的最佳噪声匹配和最佳功率匹配,研究了根据给定的输入反射系数(S11)计算低噪声放大器(LNA)最佳源阻抗的方法。借助史密斯圆图给出了详细的计算过程,实现了LNA输入匹配网络设计时的最佳噪声和最佳功率之间的折衷匹配。基于Chart0.35-μmCMOS工艺完成了一种cascode结构LNA的核心电路设计,仿真和实验结果与理论分析相吻,表明了理论分析的正确性和方法的可行性。

作者孙玲吴先智艾学松

机构地区南通大学江苏省专用集成电路设计重点实验室

出处《Transactions of Nanjing University of Aeronautics and Astronautics》 EI 2011年第4期379-384,共6页 南京航空航天大学学报（英文版）

基金 Supported by the Nature Science Foundation for Key Program of Jiangsu Higher Education Institu-tions of China(09KJA510001) the Creative Talents Foundation of Nantong University the Scientific ResearchFoundation of Nantong University(08B24,09ZW005)~~

关键词 low noise amplifier power match noise match Smith chart 低噪声放大器功率匹配噪声匹配史密斯圆图

分类号 TN722.3 [电子电信—电路与系统]

引文网络
相关文献

参考文献12

1蔡力,傅忠谦,黄鲁.A low power high gain UWB LNA in 0.18-μm CMOS[J].Journal of Semiconductors,2009,30(11):94-98. 被引量：2
2耿志卿,王海永,吴南健.A novel noise optimization technique for inductively degenerated CMOS LNA[J].Journal of Semiconductors,2009,30(10):137-142. 被引量：2
3徐雷钧,王志功,李芹,赵衍.Design of a 40-GHz LNA in 0.13-μm SiGe BiCMOS[J].Journal of Semiconductors,2009,30(5):82-85. 被引量：1
4刘萌萌,张盛,王硕,张建良,周润德.一种CMOS超宽带LNA的优化设计方法[J].电子学报,2009,37(5):1082-1086. 被引量：11
5毛晓峰,兰家隆,黄朝刚.CMOS低功耗窄带低噪声放大器优化设计[J].半导体技术,2007,32(5):417-421. 被引量：1
6Chang Chieh-Pin,,Chen Ja-Hao,Wang Yeong-Her.A fully integrated5GHz low-voltage LNA using for-ward body bias technology. IEEE Microwave and Wireless Components Letters . 2009
7Lee J H,Chen C C,Lin Y S.3.7mW24GHz LNA with10.1dB gain and4.5dB NF in0.18-μm CMOS technology. Electronics Letters . 2010
8Wang C H,Chiu Y T,Lin Y S.3.1dB NF20-29GHz CMOS UWB LNA using a T-match input net-work. Electronics Letters . 2010
9Circult Sage.Optimal source impedance to trade-off power and noise and to achieve a desired S11. http://www.circuitsage.com/lnapa/power-noise.pdf . 2011
10K.Kurokawa.“Power waves and the Scattering Matrix”. IEEE Transactions on Microwave Theory and Techniques . 1965

二级参考文献54

1Baoyong Chi,Zhiping Yu,Bingxue Shi.Analysis and Design of CMOS RF Integrated Circuits[M].Beijing,:Tsinghua University Press,2006.
2Reja M.et al.A New CMOS 3.1-11.7 GHz Low Power LNA for Ultra-Widebend Wireless Apptications[C].New Orleans,ISCAS,2007.1453-1456.
3Chang-Tsung Fu.et al.3-11-GHz CMOS UWB LNA Using Dual Feedback for Broadband Matching[C].San Francisco,IEEE Radio-Frequency Integrated Circuits(RFIC)Symp.,2006.49-52.
4C-W Kim,M S Kang,P T Anh,H T Kim,S G Lee.An ultrawideband CMOS low noise amplifier for 3-5GHz UWB system[J].IEEE J.Solid-State Circuits,2005,(40):544-547.
5Y Wang,J S Duster,K T Komegay.Design of an ultra-widebend low noise amplifier in 0.13μm CMOS[C].Kobe,ISCAS 2005.5067-5070.
6R Molavi,S Mirabbasi,M Hashemi.A wideband CMOS LNA design approach[C].Kobe,ISCAS 2005.5107-5110.
7S Chehrazi,A Mirzaei,R Bagheri,A Abidi.A 6.5 GHz wideband CMOS low noise amplifier for multi-band use[C].San Jose,IEEE CICC,2005.801-804.
8FCC.FCC notice of proposed rule making,revision of pert 15of the commission's rules regarding ultra-wideband transmission systems[S].Washington DC,ET-docket,2002.98-153.
9Tsai J H, Wang T E Lin K Y, et al. 40-48 GHz sub-harmonic transceiver for high data-rate communication system applications. Proc GSMM, 2008:234.
10Ellinger F. 26--42 GHz SOI CMOS low noise amplifier. IEEE J Solid-State Circuits, 2004, 39(3): 522.